

# INNOVATIVE **MULTI-CHIP SYSTEM** FOR MULTI-PURPOSE **PATTERN** **RECOGNITION TASKS (IMPART)**

Alberto Stabile  
Oct. review

# AM CHIP DEMONSTRATOR


A new little **AM07a** already designed in June 2015

- **Silicon area:** 0.6 mm<sup>2</sup>
- **Memory depth:** ~50 kbit (336 patterns)
- **Main aim:** characterize performance technology at 28 nm
- **Characterization** in Milano in Nov 2015

Next chip: **AM07b** will be submitted in Feb 2016

- **Memory depth:** ~5.5 Mbit (38 kpatterns)
- **Mixed approach:** full-custom + standard cells
- **Improve power save:** New cell tech

After 2017-2018: new larger chip **AMCHIP2020**  
(i.e., 0.5 Mpatterns of 8×16 bits)



# AM07B WIRE BOND

---

Area: 10 mm<sup>2</sup>

Memory depth: 5.48 Mbit (38 kpatterns)

Architecture: two independent AMCORE


- First core for XORAM
- Second core for new low power cells

598 pads (PAD50GU)

- 347 signals – 251 power

Ext. cost 97 k€

Core area 2600 um x 2600 um



# AM07B FLIP CHIP

---

Area: 10 mm<sup>2</sup>

Memory depth: 5.48 Mbit (38 kpatterns)

Architecture: two independent AMCORE


- First core for XORAM
- Second core for new low power cells

400 bumps

- 347 signals bumps – 53 power bumps

Ext. cost 97 k€ + 10 k€ for the bumps

Max current density at 125 degrees: 4.19 A



# AM07B OPEN QUESTIONS

---

More signals IO cells? Not compatible with Zynq 100

How many cells?

- AM07a XORAM design by Alberto & Federico
- XORAM optimized by Alberto & Luca
- NOR cells studied by Marcello & Federico


Package & bonding method:

- Flip chip?
- Wire bonding?

FPGA choice:


- Kintex 325T
- Zynq 100
- Ultrascale?

# MULTI PACKAGE AND POWER CONSIDERATIONS



## 3D assembly technology **studies**:

- **Choose technology** which optimize power consumption
- Electrical and thermal **3D simulations** needed
- **Design and test** of the package
- Milestone & deliverable in Work Package 2 (WP2)



Support by **IMEC** (a micro- and nanoelectronics research center with headquarters in Leuven, Belgium)

- **broad expertise** in multi-chip package technologies



**Demonstrate potentiality: AM chip v.7 consuming less than 0.3 W**

**In the future, larger area AM chip will have a still manageable consumption of a few watts (less than FPGA power consumption)**

# MULTI PACKAGE STUDIES

Explore multipackaging



- 1 or 2 AM chip + 1 FPGA in the same package



- Dramatically increases AM to Track Fitter bandwidth
  - "Through Silicon Vias not required!"

- No need to buy new SerDes IP
- Reduce FPGA-AM latency
- Simplify the AM development
- Increase fitting power/AMchip

Flip Chip &  
Wire bond



# FPGA COSTS

	Maximum Price	Minimum Price	Difference	Die Price	Ext die price (with the avg of package prices: 28% of minimum price)	Ext die price (with the avg of package prices; 22% of max price)
XC7A100T-DIE0628	\$242.00	\$183.00	76%		\$51.24	\$53.24
XC7K160T-DIE4058	\$409.00	\$198.00	48%		\$55.44	\$89.98
<b>XC7K325T-DIE4058</b>	<b>\$1,843.78</b>	<b>\$854.00</b>	<b>46%</b>	<b>\$211.20</b>		
XC7K70T-DIE4058	\$225.00	\$113.00	50%		\$31.64	\$49.50
XC7V585T-DIE4058	6,038.60	4,830.41	80%		\$1,352.51	\$1,328.49
XC7VX690T-DIE4058	\$11,151.00	\$7,757.00	70%		\$2,171.96	\$2,453.22
XC7Z010-DIE0628	\$72.00	\$53.00	74%		\$14.84	\$15.84
XC7Z020-DIE0628	\$154.00	\$98.00	64%		\$27.44	\$33.88
XC7Z030-DIE4058	\$456.00	\$219.00	48%		\$61.32	\$100.32
XC7Z030-DIE4378	\$456.00	\$219.00	48%		\$61.32	\$100.32
<b>XC7Z045-DIE4058</b>	<b>\$2,512.00</b>	<b>\$1,060.00</b>	<b>42%</b>		<b>\$296.80</b>	<b>\$552.64</b>
XC7Z100-DIE4058	\$4,727.00	\$3,635.00	77%	\$326.00	\$1,017.80	\$1,039.94



# DEVICES RESOURCES

---


	XC7K70T	XC7K160T	XC7K325T	Z-7010	Z-7020	Z-7030	Z-7045	Z-7100
Logic Cells	65,600	126,240	326,080	28K	85k	125k	350k	444k
BlockRAM (Kb)	4,860	11,700	16,020	240	560	1060	2180	3020
DSP Slices	240	600	840	80	220	400	900	2020
PCIe® Gen2 Blocks	1	1	1					
GTX Transceivers	8	8	16	0	0	4	16	16
I/O Pins	300	400	500					
Max Power Consumption			12 W	1.5 W		3 W		

# COMPUTER VISION FOR SMART CAMERAS AND MEDICAL IMAGING APPLICATIONS

**Smart cameras** capture high-level description of a scene and perform **real-time extraction of meaningful information**

- Current compression algorithms: **few seconds** are required
- **For safety-critical applications (e.g., transports, or personnel tracking in a dangerous environment), latency could lead to serious problems.**

Del Viva et al algorithm<sup>1</sup> studied how to reproduce initial stage of the brain visual processing: find contours



off-line  
simulation  
results

<sup>1</sup>M. Del Viva, G. Punzi, and D. Benedetti. *Information and Perception of Meaningful Patterns*. *PLoS one* 8.7 (2013): e69154.



# COMPUTER VISION FOR SMART CAMERAS AND MEDICAL IMAGING APPLICATIONS

Smart cameras capture high-level description of a scene and perform real-time extraction of meaningful information

- Current compression standards are required
- For safety-critical applications or personnel tracking in a dangerous environment, real-time solutions are required.

Del Viva et al algorithm

edge contours




Strong improvement by INFN of Pisa. Many presentation at hiPEAC conference

off-line simulation results

<sup>1</sup>M. Del Viva, G. Punzi, and D. Benedetti. Information and Perception of Meaningful Patterns. PloS one 8.7 (2013): e69154.

# RESEARCH UNITS DESCRIPTION AND DUTIES



INFN (Sezione di Milano)  
**Principal Investigator:**  
**Alberto Stabile (100%)**  
Age 31

- WP1: AM chip design and simulation

External collaborations

- IAPP EU project
- LPNHE (Paris)
- EMC S.r.l.

The 3 laboratories are funded by the FTK project and will provide their facilities for these new developments. The costs for the IMPART project will be used to fabricate the new IMPART system.



INFN (LNF)

**Group team leader:**  
**Matteo Beretta (30%)**  
Age 45

- WP2: System in Package (SiP) design, simulation, and tests

INFN (Sezione di Pisa)

**Group team leader:**  
**Calliope L. Sotiropoulou (50%)**  
Age 33

- WP3: Smart Cameras and DNA sequencing



# RESEARCH UNITS DESCRIPTION AND DUTIES




INFN (Sezione di Milano)  
**Principal Investigator:**  
**Alberto Stabile (100%)**  
Age 31  
• WP1: AM chip design and simulation

External collaborations

- IAPP EU project
- LPNHE (Paris)
- EMC S.r.l.

The 3 laboratories are funded by the FTK project and will provide their facilities for these new developments. The costs for the IMPART project will be used to fabricate the new IMPART system.




~~INFN (Sezione di Pisa)  
**Group team leader:**  
**Matteo Beretta (100%)**  
Age 45  
• WP2: System in Package (SiP) design, fabrication, and tests~~

INFN (Sezione di Pisa)  
**Group team leader:**  
**P. Luciano (80%)** Age 27  
• WP3: Smart Cameras and DNA sequencing



# RESEARCH UNITS DESCRIPTION AND DUTIES



INFN (Sezione di Milano)  
**Principal Investigator:**  
**Alberto Stabile (100%)**

- Age 31
- WP1: AM chip design and simulation
  - WP2: System in Package (SiP) design,


The 3 laboratories are funded by the FTK project and will provide their facilities for these new developments. The costs for the IMPART project will be used to fabricate the new IMPART system.

INFN (Sezione di Pisa)  
**Group team leader:**  
**P. Luciano (80%)** Age 27

- WP3: Smart Cameras and DNA sequencing

External collaborations

- IAPP EU project
- LPNHE (Paris)
- EMC S.r.l.
- **Bicocca**









# WP1. AM CHIP DESIGN AND SIMULATION

Alberto Stabile (INFN – Milano)

This work package consists in the **design of the Associative Memory ASIC** in a standard **28 nm CMOS** process.

Starting time: Jan. 2015  
deadline


Deliverable	 <b>WP1.1: AM cell design (M. Beretta)</b> <ul style="list-style-type: none"><li>Minimize the silicon area and the power consumption</li></ul>	May 2015
Deliverable	<pre>bus_n, bus_p, pattin_n, pattin_p, pattout_n, pattout_p</pre> <b>WP1.2: Front-end design (A. Stabile)</b> <ul style="list-style-type: none"><li>Writing a behavioral netlist</li></ul>	May 2015
Deliverable	 <b>WP1.3: Floorplan and back-end design (A. Stabile)</b> <ul style="list-style-type: none"><li>Automatic place &amp; route</li></ul>	Sept. 2015
Deliverable	 <b>WP1.4: Functional simulation (N. Biesuz)</b> <ul style="list-style-type: none"><li>Validate through digital simulations to confirm the functionality of the layout</li></ul>	Nov. 2015
Milestone	 <b>WP1.5: Chip integration and submission (A. Stabile)</b> <ul style="list-style-type: none"><li>Final checks: Design Rule Check (DRC) and Layout Versus Schematic (LVS)</li></ul>	Dec. 2015
Fabrication	 <b>WP1.Fab: AM chip will be fabricated by TSMC</b>	Feb. 2016
Milestone	 <b>WP1.6: Characterization of the AM chip (M. Beretta)</b> <ul style="list-style-type: none"><li>AM chip will be characterized in a single-chip package.</li></ul>	Apr. 2016

# WP1A. AM CHIP DESIGN AND SIMULATION

Alberto Stabile (INFN – Milano)

This work package consists in the **design of the Associative Memory 07a** in a standard **28 nm CMOS** process.

Starting time: Mar. 2015  
deadline











# WP1B. AM CHIP DESIGN AND SIMULATION

Alberto Stabile (INFN – Milano)


This work package consists in the **design of the Associative Memory 07b** in a standard **28 nm CMOS** process.

Starting time: Jun. 2015  
deadline

Deliverable	 <b>WP1.1: AM cell design (Bicocca)</b> <ul style="list-style-type: none"><li>Minimize the silicon area and the power consumption</li></ul>	Nov. 2015
Deliverable	<pre>bus_n, bus_p, pattin_n, pattin_p, pattout_n, pattout_p</pre> <b>WP1.2: Front-end design (A. Stabile)</b> <ul style="list-style-type: none"><li>Writing a behavioral netlist</li></ul>	Dec. 2015
Deliverable	 <b>WP1.3: Floorplan and back-end design (A. Stabile)</b> <ul style="list-style-type: none"><li>Automatic place &amp; route</li></ul>	Feb. 2016
Deliverable	 <b>WP1.4: Functional simulation (N. Biesuz)</b> <ul style="list-style-type: none"><li>Validate through digital simulations to confirm the functionality of the layout</li></ul>	Feb. 2016
Milestone	 <b>WP1.5: Chip integration and submission (A. Stabile)</b> <ul style="list-style-type: none"><li>Final checks: Design Rule Check (DRC) and Layout Versus Schematic (LVS)</li></ul>	Feb. 2015
Fabrication	 <b>WP1.Fab: AM chip will be fabricated by TSMC</b>	Apr. 2016
Milestone	 <b>WP1.6: Characterization of the AM chip (M. Beretta)</b> <ul style="list-style-type: none"><li>AM chip will be characterized in a single-chip package.</li></ul>	Sept. 2016

# OLD TIMETABLE OVERVIEW

2015



2016

**WP1.1: AM cell design**

**WP1.2: Front-end design**

**WP1.3: Floorplan and back-end design**

**WP1.4: Functional simulation**

**WP1.5: Chip integration and submission**

**FAB: AM chip fabrication**

**WP1.6: Characterization of the AM chip**

**WP2.1: Studies on 3D technologies**

**WP2.1: Design and simulation of multi-chip package**

**FAB: Package fabrication and chip assembly**

**WP2.2: Characterization of the System in Package**

**WP3.1: Study of the processing techniques**

**WP3.2: Firmware and software implementation**

**WP3.3: Characterization of the IMPART device**

**WP3.4: Field tests (smart cameras)**

# OLD TIMETABLE OVERVIEW

2015

Jan

Mar

May

Jul

Sep

Nov

Jan  
2016

Mar

May

Jul

Sep

Nov

2016

WP1a.1: AM cell design

WP1b.1: AM cell design

WP1a.2: Front-end design

WP1b.2: Front-end design

WP1a.3: Floorplan and back-end design

WP1b.3: Floorplan and back-end design

WP1a.4: Functional simulation

WP1b.4: Functional simulation

WP1a.5: Chip integration and submission

WP1b.5: Chip integration and submission

FABa: AM chip fabrication

FABb: AM chip fabrication

WP1a.6: Characterization of the AM chip

WP1b.6: Characterization of the AM chip

WP2.1: Studies on 3D technologies

WP2.1: Design and simulation of multi-chip package

FAB: Package fabrication and assembly

WP2.2: Characterization of multi-chip package


WP3.1: Study of the processing techniques

WP3.2: Firmware and software implementation


WP3.3: Characterization of processing techniques

# OLD TIMETABLE OVERVIEW

2015



2016




**SHIFT due to AM07a**

# COSTS

## Project budget

- 150 000 € in 2 years (75 000 € per year)




The 3 laboratories provide their facilities for these new developments.


# COSTS

## Project budget

- 150 000 € in 2 years (75 000 € per year)



The 3 laboratories provide their facilities for these new developments.



# BACKUP SLIDES

Alberto Stabile