



### From LHC to HL-LHC ... challenges and routes to solutions

M. Garcia-Sciveres Lawrence Berkeley National Lab

PIXEL 2016, Siestri Levanti







- Scale
- Intensity
- Performance

This a overview/review talk in the middle of the conference. Point to details in talks and posters throughout the conference













- (There is no absolute right answer)
- Get more money
- Cheaper and faster construction
  - Multiple approaches explored in R&D

 $R\&D \rightarrow Down-select \rightarrow Build$ We are here

- Reduce cost and increase volume of hybrid technology
- Use different technology (eg. monolithic CMOS)
- Combination (eg. passive sensor fabrication in CMOS foundry)
- Modular assembly
  - Different designs, but all are modular
- New Power Delivery Technology
  - Serial Power is baseline approach for both ATLAS and CMS





- Larger chips, fewer chips per module
  - Long appreciated that flip-chip cost is per chip, not per bump
- Larger sensor wafers, n-on-p
  - 6" wafers are now standard. First 8" sensor wafers produced in 2015 (Unno, Fri. Wittig [P])
- Oh, but now we want to make everything thinner
  - This has complicated the use of large chips
  - Handle wafers and stress compensation layers successfully developed, but this eats into savings (Gaudiello, Bates, Fri. 11:15)
- Wafer-to-wafer integration
  - This would lead to dramatic cost reduction. Needs large format sensor wafers and thru silicon vias (Fritzsch [P])
- Increased competition among vendors
  - HL-LHC upgrades are not an irrelevant business opportunity for small scale companies





- Not all CMOS sensors are the same
  - Commercial sensors not fast enough or rad hard enough for ALICE (Reidt, Mon. 18:05, Sujic, Thu. 17:55)
  - ALICE sensors not fast enough or rad hard enough for ATLAS & CMS (Hemperek, Peric, Thu. 14:15; Calandri [P], Figueras [P], Hitesh [P])
- Monolithic CMOS is process-specific
  - Rad hard (collect by drift): HV-CMOS, HR-CMOS
- Not monolithic CMOS
  - Removes problem of sparsified readout from CMOS sensor. Needs a readout chip
  - Possible advantages: pixels size, thin collection region (2-hit separation)
- Good old diode sensors, but made in a CMOS foundry on large wafers
  - Advantages: cost and production speed (entire sensor production in a few weeks)





- CMS Phase 1 upgrade off-chip DC-DC approach does not scale to larger, lower FE voltage HL-LHC detectors
  - (Tavolaro, Mon. 16:50)
- Fully on-chip DC-DC conversion did not have enough R&D effort to mature in time
  - Divide by 2 is easy and is being done in industry. But need to divide by 4 or more for efficient enough low mass distribution.
  - This needed a design and prototyping effort that did not materialize Got only as far as proof of concept in 65nm.
- Serial power is the only mature approach left standing
  - Basic regulation elements already used in IBL
  - RD53A chip will contain such regulation fully integrated (Demaria, Thu. 15:10)
  - Performance of modules in serial power chains well demonstrated
  - Full system (from counting room supplies down to modules) still under development. There are open questions (Lehmann [P])



## Serial Powered Stave



• Presented at ACES 2016 Courtesy Bonn U. (L. Gonella)



Minimum Threshold



This is lower than for IBL

# Intensity





PIXEL

2016

## **Intensity Solutions**



- Smaller feature size CMOS readout chips
  - This is not because of smaller pixels (will explain)
  - RD53 is 3 years old (Demaria, Thu. 15:10, Monteil [P])
- Smaller pixels
  - To avoid In-pixel pileup
  - Also for performance
- Much higher bandwidth readout
  - Driven by high trigger rate for physics- consequence of high p/u
- More total dose radiation hard chips and sensors
  - Major progress in understanding of damage at high total dose (Lange, Macchiolo, Venturi, Linnik @ 16:40; Unno [P], Nakamura [P]; Demaria)
- New approaches to power delivery
  - Serial Power is baseline approach for both ATLAS and CMS (related: Lehmann [P])
- New approaches to system stability







Particles / Hits





Onto detector surface area

- \* Store full time sequence of drops until trigger (not collect in a bucket)
- \* Can quantify rate as memory bits / area / time (note: no mention of pixel size)



Another way to say memory per unit area: Logic Density. We follow Moore's Law.



## Digression



- If you simply read out all hits then don't need any memory and don't need smaller feature size
- 100% true. LHCb chip with 20Gbps output BW is in 130nm CMOS
  - (van Beuzekom [P])
- Why don't ATLAS and CMS do this?
  - Intensity is 10x higher. Would need 200 Gbps/chip
  - Cable mass is prohibitive in collider geometry
    - Velopix is a fixed target geometry- cables outside acceptance



From LHC to HL-LHC – M. Garcia-Sciveres

#### 14

5Gbps transmission on long, low mass cables is not easy (Morettini, 11:05) 2mm

High Speed Readout for ATLAS/CMS

- Enabling technologies under development:
  - Custom cables

AWG40

Mutistrand, shielded twisted pair, rad hard

- Adapting commercial techniques
  - Encoding 8b10b, 64b66b
  - Drivers and pre-emphasis
  - Receivers and equalization
  - Commonality with Velopix







Multiple parallel lanes of unshielded twisted pair



AWG28 Cu/Al 6m Twinax Rad hard





28nm ?maybe for HL-LHC inner layer replacement after 1ab<sup>-1</sup>?











#### **Radiation Induced Narrow Channel Effect**

F. Faccio and G.Cervelli, "Radiation induced edge effects in deep submicron CMOS transistors", IEEE Trans. Nucl. Science, Vol.52, N.6 (2005) pp.2413-2420 http://dx.doi.org/10.1109/TNS.2005.860698









#### **Radiation Induced Short Channel Effect**

F. Faccio et al., "Radiation-Induced Short Channel (RISCE) and Narrow Channel (RINCE) Effects in 65 and 130 nm MOSFETs," IEEE Trans. Nucl. Science, Vol.62, N.6 (2015) http://dx.doi.org/10.1109/TNS.2015.2492778





• A rad hard system is a delicate compromise between sensor, electronics, and mechanics.





- Small pixel with thin, radiation damaged sensors demand low threshold operation (~600e)
  - This demands a threshold stability better than we have today
- The threats to stable operation are:
  - Temperature variation
  - Power supply fluctuations
  - Radiation (including transient effects and SEU)
- A single run at the HL-LHC will deliver a radiation dose of order 1Mrad to the inner pixel layer
- Power and temperature fluctuations can be reduced by running always at maximum power, rather than throttling with hit/trigger rate as now
  - Cooling must be designed for maximum anyway
- How SEU-hard can configuration memory be made within tiny pixels?
  - Why not just reconfigure all the time during running (trickle configuration) Move persistency off-detector. RD53A will support this mode.

# FE65-P2 measured threshold stability



.....

lui)



# Performance



- Don't just want to do the same job with larger scale and higher intensity, want to do better!
  - Separation of boosted objects
  - Suppression of pileup activity
  - Higher rapidity coverage
  - Much higher trigger rate (all events look the same at high p/u)
  - Lower mass
  - Faster pattern recognition
- Given signal, capacitance, transconductance: all is determined.
  - How to do better than what is possible?
  - Cheat. Measure new information in real time





- Don't just want to do the same job with larger scale and higher intensity, want to do better!
  - Separation of boosted objects  $\rightarrow$
  - Suppression of pileup activity
  - Higher rapidity coverage
  - Much higher trigger rate (all events look the same at high p/u)
  - Lower mass (also services)
  - Faster pattern recognition

- Higher granularity yes, but can go further using clusters (Mansour, 9:15)
- → Z-vertex separation (Smart, Migliore), timing (Seiden, Cartiglia; Mon., Neri, 12:10, Mulargua [P])
- Innovative layouts (Smart, Migliore)
  Which need lighter services!
- → Readout, track triggers Morettini, Kornmayer, Neri, 11:05)
- → Better cooling, new materials (Anderssen, Verlaat, Fri. 9, 10)
- → Dedicated hardware, Use more information (clusters shapes, timing)
- Given signal, capacitance, transconductance: all is determined.
  - How to do better than what is possible?
  - Cheat. Measure new information in real time

## New Info: Fast Timing



PIXEL

2016

IIII

rrr



## New Info: 2-Layer Correlations



**rrr**r

BERKELEY

lm)





- Pattern recognition is currently based on space points. Each space point is a priori equal => all combinations are equally valid
- Internal degrees of freedom, eg. if hits came in red, green, blue, reduce problem to combinations of like hits.
  - Timing we talked about
  - Direction (vectors not points) allows filtering for pT triggers
  - Cluster properties provide another handle, if clusters have enough structure (ie. are big enough) to allow meaningful classification







- New developments may allow to cluster in 3D within a sensor, which would make for richer, more vector-like instead of point-like hits.
- Timepix 3 already can do this using drift time
- Natural in gaseous pixel detectors such as GOSSIP
- Can also do it geometrically? 3D, 3D sensors, for example with different depth columns







- Two main enabling technologies for HL-LHC:
  - CO<sub>2</sub> Evaporative Cooling
  - High thermal conductivity materials and adhesives
    - Critical for CO<sub>2</sub> cooling: need to concentrate heat onto tiny cooling tube to take advantage of CO<sub>2</sub>
- Mass of meter-long CO<sub>2</sub> cooled supports starting to rival air cooled, short, STAR structures!
  - Don't miss Friday AM session





- Scale
  - Can build better hybrid detectors for lower cost, but not yet at the end
  - Watch list: larger sensor wafers, CMOS fabs, wafer scale integration
  - How can ATLAS, CMS take advantage of CMOS sensors?
- Intensity
  - Rad hard small pixel sensors and 65nm electronics maturing fast
  - Very active R&D on faster collection, fast timing
  - High speed readout and serial power distribution under development

# Performance

- Low mass mechanics- wow!
- Very active field looking for gains "outside the single pixel" Fueled by advances in scale and intensity work





## BACKUP









- For 50um x 50um HL-LHC pixels up to 3Ghz / sq. cm. In ATLAS / CMS
- Need to save these hits FOR ENTIRE TRIGGER LATENCY (12µs up from 6µs)