# Front End Electronics for the SuperB IFR prototype and detector development



# Istituto Nazionale di Fisica Nucleare

Sezione di Ferrara

- Roberto Malaguti (malaguti@fe.infn.it)



1

Front End Electronics for the SuperB IFR prototype and detector development

Summary

- Front end electronics R&D and test results
- Outline of readout electronics for the SuperB IFR prototype
- Outline of readout electronics for the SuperB IFR detector : TIMING mode readout
- Outline of readout electronics for the SuperB IFR detector : **BINARY mode readout**
- Outline of readout electronics for the SuperB IFR detector : summarizing



## Solid State Photon Counter

## SiPM & MPPC detetors

#### PRO:

- Low working voltage (30 ~ 70V) compared to Photomultiplier or Hybrid Photodiode.

- Good time resolution.
- High gain.
- Insensitivity to magnetic field.
- Low dimension.
- Low price.

## CON:

-High dark noise



MPPC Hamamatsu	



Feb 15-18, 2009

# Dark count vs. temperature



di Fisica Nucleare

4

## Dark count vs. temperature MPPC Hamamatsu mod. S10362-11-100U.

The Bias voltage was regulated to keep the MPPC gain constant when varying the temperature. Count threshold was set at 0.5 photoelectrons. The counts halve when the temperature goes from 25° to 10°



SuperB Workshop- LAL Orsay

stituto Nazionale di Fisica Nucleare Feb 15-18, 2009 R.Malaguti, INFN Ferrara

5

# Dark count vs. temperature

#### SiPM FBK (Fondazione Bruno Kessler) sensor area 1x1mm<sup>2</sup> cell size 40x40um<sup>2</sup>.

The Bias voltage was regulated to keep the SiPM gain constant when varying the temperature. Count threshold was set at 0.5 photoelectrons. The counts halve when the temperature goes from 25° to 10°



N Istituto Nazionale di Fisica Nucleare

R.Malaguti, INFN Ferrara

Four different front-end configuration were tested:

- 1) THS4303 as inverting amplifier
- 2) THS4303 as NON inverting amplifier
- 3) MMIC BGA2748

lstituto Nazionale di Fisica Nucleare



Feb 15-18, 2009





Feb 15-18, 2009

8



2) Texas Instruments THS4303 Non inverting amplifier











stituto Nazionale di Fisica Nucleare Feb 15-18, 2009



### **Summary table**

Туре	Noise	Single P.e.	S/N ratio	Note
THS4303 inv	12mVpp	26mV	2.16	Sometime instable
THS4303 non inv	32.3mVpp	80mV	2.47	Good signals amplitude
MMIC	6.9mVpp	17mV	2.46	Faster
AD8009	10mVpp	31mV	3.1	Slower



Front End Electronics for the SuperB IFR prototype and detector development

Summary

- Front end electronics R&D and test results
- Outline of readout electronics for the SuperB IFR prototype
- Outline of readout electronics for the SuperB IFR detector : TIMING mode readout
- Outline of readout electronics for the SuperB IFR detector : **BINARY mode readout**
- Outline of readout electronics for the SuperB IFR detector : summarizing





- "LST-FE": front end card used in BaBar IFR equipped with PECL receiver daughter cards. It samples status of inputs @ 80MHz and stores it, pending the trigger request
- "IFR\_FE\_BiRO": collects data from LST-FE upon trigger request and sends it to DAQ PC (via GbE)
- "IFR\_FE\_TDC": a multi-hit TDC design based on commercially available TDC chips with trigger interface and GbE output link to the DAQ PC

• "IFR\_TLU": a module (Trigger Logic Unit) to generate a fixed latency trigger based on primitives from the IFR prototype itself or from external sources

18

SuperB Workshop- LAL Orsay Feb 15-18, 2009 R.Malaguti, INFN Ferrara



#### "IFR\_ABC" card features:

- ampli: two stage w/discrete components: THS4303 (2.6\$ea) + AD8009(1.8\$ea).
- discri: ADCMP562BRQ (dual, 2.7\$ea)

For the SuperB IFR prototype it is foreseen to use two comparators at different thresholds (2.5 pe and 1.5 pe for instance) for each sensor

- DAC: MAX5592 (10bit, octal, 5.24\$ea)
- CPLD: ALTERA EPM1270GT144C5N (22\$ ea)

signal connector compatible with BaBar
IFR signal cables (re-usable): KEL 8831E034-170LD (3€ea for the PCB-mount+
6.5€ea for the cable mount)

Total needed for prototype readout : 26



#### "LST\_FE" card features:

designed for the LST based IFR at BaBar. It sampled and stored the 64 inputs (16 x daughter card) for the BaBar trigger latency. The LST\_FE already provides 4 Fast-OR output signals, one per daughter card, which can be used for stand-alone triggering of the SuperB-IFR prototype (one daughter card = one side of one plane of thin scintillators)
to be used for the SuperB IFR prototype readout it needs replacement of

present daughter cards with new daughter cards "LST\_FE\_pECL\_Rx" which would:

a) translate the PECL differential inputs into TTL using, for instance, MC100LVELT23D dual PECL/LVTTL translators (2.3 €ea)

b) provide signal connectors compatible with BaBar IFR signal cables: KEL 8831E-034-170LD (3€ea for the PCB-mount+ 6.5€ea for the cable mount)

Total needed for prototype readout in binary mode: 20



Feb 15-18, 2009



#### "IFR\_FE\_BiRO" card features:

 <u>motherboard</u>: it is based on an ALTERA development board for the Cyclone III FPGA (DK-DEV-3C120N, cost 1000 €). The Cyclone III FPGA on board has enough memory resources to buffer the data collected from the LST\_FE boards. Data requested by a trigger is sent over the GbE link featured by the development board.

 <u>daughter card</u> ( "IFR\_FE\_BiRO\_DC" ): it provides mostly level translators and connections to:

- the LST\_FE crate backplane
- the Trigger Logic Unit

- the motherboard through the HSMC connectors ( SAMTEC ASP-122952-01 )

Total needed for prototype readout: 2 (one for the "IFR\_FE\_BiRO", one for the "IFR\_TLU")

The LST\_FE and the **IFR\_FE\_BiRO** cards are hosted in one of the LST\_FE crates recovered from BaBar (**designed by INFN Genova for the LST based IFR readout**).

R.Malaguti, INFN Ferrara



#### "IFR\_FE\_TDC" card features:

• <u>motherboard</u>: it is based on an ALTERA development board for the Cyclone III FPGA (**DK-DEV-3C120N**, **cost 1000** €). The Cyclone III FPGA on board continuously collects data from the "IFR\_FE\_TDC\_DC" daughter card and stores it in a circular buffer pending a trigger request. Data requested by a trigger is sent over the on-board GbE link.

• <u>daughter card</u> ( "IFR\_FE\_TDC\_DC" ): it features commercially available TDCs (8 x ACAM TDC-GPX as a baseline) to handle at least 64 channels per board. An on-board FPGA configures the TDC chips, provides the primary buffers into which data is stored pending the trigger request and performs transfer of "trigger matched data" through a FIFObuffered output port towards the motherboard.

Total needed for prototype readout : 4 (<u>assuming</u> <u>timing measurement with double threshold</u>)

R.Malaguti, INFN Ferrara





"IFR TLU" card features:

• it is simply the "IFR\_FE\_BiRO\_DC" (plugged in a specific location of the LST\_FE backplane) in which the section based on the ALTERA MAX-II CPLD is activated.

The CPLD performs programmable (via USB 1.0) combinatorial functions on the "Fast-OR" signals coming from the "LST\_FE" cards to generate the trigger requests to the DAQ.

the "IFR\_TLU" provides level translators and connections to:

- the LST\_FE crate backplane

- the Trigger Logic Unit I/o port (which includes an Open Collector "Busy" Line driven by the FE cards)

- additional inputs for external trigger sources



Front End Electronics for the SuperB IFR prototype and detector development

Summary

- Front end electronics R&D and test results
- Outline of readout electronics for the SuperB IFR prototype
- Outline of readout electronics for the SuperB IFR detector : TIMING mode readout
- Outline of readout electronics for the SuperB IFR detector : **BINARY mode readout**
- Outline of readout electronics for the SuperB IFR detector : summarizing



SuperB-IFR numerology:

- Barrel: N\_Barrel = 3600
- EndCaps: N\_EndCap = 2400 + 2400 ( quoting G. Cibinetto )

Assuming:

readout in TIMING mode with N\_th (=2)

thresholds:

both the high threshold (2.5 p.e. for instance) and the low threshold (1.5 p.e. for instance) crossing times are acquired by the F.E., the second threshold crossing validating the first for better noise rejection.

- -> each scintillator is readout at both ends
- -> total number of TDC channels: N\_TDC\_ch

N\_TDC\_ch = (N\_Barrel + N\_EndCap) \* 2 \* N\_th = 33.600

N\_TDC\_board = N\_TDC\_ch / 64 = 525

W.Sands., Princeton Univ., 2003

Hopefully the tests on the prototype will show that it will be possible to keep: N th = 1

but in the meantime it is better to consider the worst option

III Multihit TDC ASICs currently available assume a reference clock of 40MHz meanwhile the latest document edited by D.Breton and U. Marconi assumes a 56.25MHz clock: it is an issue III



SuperB-IFR numerology:

"Physics" rate : 500kHz/channel, in the hottest region, arising from:

- particle rate :  $O(100 \text{Hz}) / \text{cm}^2$  (including background)
- dimensions of a detector element : < 400cm × 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

#### "Dark count" rate : for a 1mm<sup>2</sup> SiPM by FBK:

(quoting R.Malaguti, L.Milano test results in Ferrara)

@ 0.5pe threshold

- @ 25°C, 34.4V: ≈ 360kHz
- @ 5°C, 33.8V: ≈ 128kHz

@ 2.5pe threshold

- @ 25°C, 35V: ≈ 20kHz
- @ 5°C, 34V: ≈ 6.3kHz

In the "dark count" rate scales with the sensor's area and we don't know yet which would be the final area of the sensor of choice ( a 4mm<sup>2</sup> is also being considered )

III We need to have, on each processing channel, one comparator with a low threshold (0.5pe? 1.5pe? Only prototype test will tell)  $\rightarrow$  it's TDC input will see the highest rate.

#### Let's consider a "Hit" rate of:

Hit\_rate = physics\_rate + dark count\_rate ≤ 1MHz per TDC input !!!



SuperB-IFR numerology:



SuperB-IFR numerology:

From previous slide

if we do L1 trigger matching on board

Assumptions on L1 trigger rate and window:

• L1 trigger at fixed latency with respect to the event (our preferred option): latency in the order of 10us

• L1 trigger rate : 150KHz (\*)

• L1 trigger window : 1us (\*)

(\*) (quoting "Electronics, trigger and DAQ for SuperB.", D. Breton, U.Marconi, Feb. 11 2009)

NOTE: if a fixed latency trigger is adopted it might be convenient to use the HPTDC ASICs which have internal trigger matching resources instead of the TDC-GPX which would require intense parallel processing to provide primary storage and perform trigger matching off-chip.

Front End Electronics for the SuperB IFR prototype and detector development

Summary

•Front end electronics R&D and test results

- Outline of readout electronics for the SuperB IFR prototype
- Outline of readout electronics for the SuperB IFR detector : TIMING mode readout
- Outline of readout electronics for the SuperB IFR detector : **BINARY mode readout**
- Outline of readout electronics for the SuperB IFR detector : summarizing







30

SuperB-IFR numerology:

"Physics" rate : 500kHz/channel, in the hottest region, arising from:

- particle rate :  $O(100 \text{Hz}) / \text{cm}^2$  (including background)
- dimensions of a detector element : < 400cm × 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

#### "Dark count" rate : for a 1mm<sup>2</sup> SiPM by FBK:

(quoting R.Malaguti, L.Milano test results in Ferrara)

@ 0.5pe threshold

- @ 25°C, 34.4V: ≈ 360kHz
- @ 5°C, 33.8V: ≈ 128kHz

@ 2.5pe threshold

- @ 25°C, 35V: ≈ 20kHz
- @ 5°C, 34V: ≈ 6.3kHz

In the "dark count" rate scales with the sensor's area and we don't know yet which would be the final area of the sensor of choice ( a 4mm<sup>2</sup> is also being considered )

III We need to have, on each processing channel, just one comparator with a 2.5pe threshold

 $\rightarrow$  The dark count rate @ 2.5pe threshold is just a fraction of the physics rate

Let's consider a "Hit" rate of:

Hit\_rate = physics\_rate + dark count\_rate ≈ 600kHz per BiRO input



SuperB-IFR numerology:

A Hit\_rate of 600kHz per channel will be processed by an FPGA which will sample the input pulses and provide temporary storage for the samples

A.C.R. 2009-02-13

#### LET'S ASSUME:

- 20ns minimum pulse width from the Front End discriminators  $\rightarrow$  dead time of 1.2% for a 600kHz rate
- FPGA sampling clock of 56.25MHz



SuperB-IFR numerology: if we do L1 trigger From previous slide matching on board Assumptions on L1 trigger rate and window: • L1 trigger at fixed latency with respect to the event (our preferred option): latency in the order of 10us • L1 trigger rate : 150kHz (\*) • L1 trigger window : 1us (\*) (\*) (quoting "Electronics, trigger and DAQ for SuperB.", D. Breton, U.Marconi, Feb. 11 2009) To roughly estimate of the "trigger matched" output bandwidth from a 128 channel FE\_BiRO one could assume a reduction factor of: (1/150 KHz) / 1 us = 6.(6)Each 128 channel FE\_BIRO card would produce a "TRIGGER MATCHED" sustained stream of (on average): <Bandwidth per 128ch FE\_Biro> = 160MB/s / 6.(6) ≈ 24MB/s (it would be less if we could implement: • D.Breton's scheme to handle the "overlap" of trigger requested data the BhaBha veto)  $\rightarrow$  a 1Gbps link to the downstream buffer would be adequate

33

A.C.R. 2009-02-13

Front End Electronics for the SuperB IFR prototype and detector development

Summary

- Front end electronics R&D and test results
- Outline of readout electronics for the SuperB IFR prototype
- Outline of readout electronics for the SuperB IFR detector : TIMING mode readout
- Outline of readout electronics for the SuperB IFR detector : **BINARY mode readout**
- Outline of readout electronics for the SuperB IFR detector : summarizing



Proposal of readout electronics for the SuperB IFR detector : summarizing



Istituto Nazionale di Fisica Nucleare