
Super
Nemo
Absolute
Time
Stamper

**A high resolution and large dynamic
range time stamper chip**

D. BRETON¹, L.LETERRIER², V.TOCUT¹, Ph. VALLERAND²


⁽¹⁾ LAL ORSAY - France

⁽²⁾ LPC CAEN - France

Time stamper vs TDC

- TDC : time measured between a Start & a Stop
- Time Stamper : absolute time measurement

SuperNemo experiment: 2 events will be stamped $\Rightarrow \Delta t = t_2 - t_1$




$$\sigma_t = \sigma \sqrt{2}$$

Δt resolution degraded by a factor of $\sqrt{2}$

Requirements for SuperNemo Calorimeter Time Measurements :

- 
- time resolution $< 100\text{ps RMS}$

Requirements for SNATS :

- 
- SNATS résolution \cong time résolution / $\sqrt{2}$
 $\cong 70\text{ps RMS}$

$\times\sqrt{12}$



LSB $\cong 250\text{ps}$

SNATS: parameters definition

$$\text{LSB} < 250\text{ps}$$

- AMS CMOS 0.35 μm : typ cell delay around 200ps
- For a minimum INL: Max number of cell in a DLL = 32


↙ Clock frequency needed: 160 MHz
Provided by the board through commercial PLLs

SNATS Chip specifications :

- **Technology Process: AMS CMOS 0.35 μ m**
- **Clock Frequency: 160MHz**
- **Number of cells: 32**
- **Dynamic Range: 53 bits**
 - 48 clock counter bits
 - 5 interpolator bits
- **↳ Time coverage: 20 days**
- **LSB = 250ps**
- **DNL < 10%**
- **Channels per chip = 16**

Association of a counter and an interpolator :


Fine Time Measurement → high resolution



Coarse Time Measurement → dynamic range

SNATS Chip principle :

SNATS Chip (Super Nemo Absolute Time Stamper)



SNATS Chip challenges :

- To ensure a delay in each DLL cell lower than 200ps




**Dealing with temperature variations
Process & mismatch variations**

- To make an easy and reliable matching between fine and coarse time




Improvement of architecture



↪ **Phase error < 20ps**


D.L.L delay cell :

- structure optimized :
1 starved inverter + 1 inverter followed by
1 buffer + 3 buffers




Minimum delay cell : $\approx 150\text{ps}$ at 27°C
 $\approx 166\text{ps}$ at 60°C

Montecarlo « Process & Mismatch »



DLL and counter are synchronous but not in phase




DLL code : 0

Counter code : N instead of N+1

} 1 clock period error


Generally: 2 chift phase counters




Drawbacks:

- ↗ silicon area (2 compteurs + multiplexeur)
- ↗ power consumption

Principle: production of a hit which latches the coarse time register depending on the state of latch fine time register



Synchronizer correction:




DLL Code : 0

Counter code : $N+1$

} Code corrected!

SNATS Topology




9 D.L.L.'s : 8 for 16 TDC channels and 1 for test

- **Master Clock: LVDS**
- **Inputs: unipolar signals from analog front end circuit with adjustable amplitude**
 - **One comparator on each input sharing a common external reference.**
- **Outputs: CMOS 3.3V level compatible with FPGAs**

SNATS : layout & package


Size : $4467\mu\text{m} \times 2853\mu\text{m}$




Package : CQFP100



test-board for fine tests




test-board for yield tests





Differential Non Linearity : $\pm 0.2\text{LSB}$

Integral Non Linearity : $\pm 1.3\text{LSB}$



Resolution : $\sigma = 71 \text{ ps}$... Requirement=70ps!

DNL for a differential time measurement : $\sigma = 109$ ps



Resolution for a differential time measurement : $\sigma = 109$ ps

Summary

- Power:
 - 10mA / DLL + 35mA (LVDS receivers + counter + registers..)
 - ⇒ **P= 380 mW for 16 channels**
- DNL: **± 0.2LSB**
- Differential DNL: **± 0.024LSB**
- INL: **± 1.3LSB**
- Differential INL: **± 1.98LSB**

THE END

