



# Interactive simulation of complex digital systems: a case study

S. Cavaliere

Department of Physics, University of Napoli "Federico II", Italy and INFN Sezione di Napoli, Italy

e-mail sergio.cavaliere@na.infn.it

### Outline

- n introduction to the (well known) problem
- n different approaches to digital simulation
  - advantages
  - q problems
- n requirements in "our" case
- n the proposed approach
- n a simple case study
- n a sketch of the Babar architecture at a gross definition level
- n future work
- n conclusion

### Introduction

- Early stage of a digital design requires the evaluation of different scenarios
- These scenarios are usefull in order to evaluate the performances in terms of figures regarding the overall operation (eg. speeds, miss rates, dead times, dimension of transit memories – queues etc. etc.)
- $_{\mbox{\tiny Q}}$  Very important is the
  - n ability to freely choose system parameters and the
  - n possibility to modify them iteratively, adjusting to the best values
  - Ability to obtain numerical characterization and performance figures of the overall system

Different approaches to digital simulation advantages vs disadvantages (1)

- As a premise all of the following integrate each to the other in the design process
- n Verilog/VHDL
  - It is (obviously) the master tool for digital design, verification and synthesis
  - Perfect with the only misadvantage of requiring gate and transition level definition
  - Also the required level of definition makes it impractical in early stages of the design
  - $_{\rm q}~$  Easy syntactical correctness granted

Different approaches to digital simulation advantages vs disadvantages (2)

- n Petri nets
  - Rather abstract
  - The required level of abstraction drives far from the future hardware implementation
  - More suitable for the evaluation of a realized architecture than for the design of a special purpose architecture from the scratch
- n System C
  - C++ software for the design and evaluation of digital systems - both software and hardware
  - Requires large software efforts
  - A Lacks of a graphical approach and interactiveness

# A graphical tool: SIMULINK and MATLAB

- n Simulink is a tool for the simulation of both discrete and continuous systems, electronic, mechanical and others.
- "Simulink® is an environment for multidomain simulation and Model-Based Design for dynamic and embedded systems."
- "It provides an interactive graphical environment and a customizable set of block libraries that let you design, simulate, implement, and test a variety of time-varying systems, including communications, controls, signal processing, video processing, and image processing."
- Simulink anyway is mostly suitable for the solution of pde partial differential equations and finite difference equation: what we did was to adopt it to a entirely digital domain that of digital electronic system, a sort of expansion as we are going to show in the following

#### A graphical tool: SIMULINK and MATLAB What helps in the direction of our interactive approach is that: n

- Simulink provides a library for discrete systems, first of all the one n sample delay and then logic functions and simular
- Simulink also provides Matlab and C language as tools to develop specialized n blocks and functions for specific purposes
- Important feature is that the simulation may be developed and modified n *interactively*: sliders switches and similar are provided in order to modify at will parameters of the simulation while it is running
- Often long simulation are needed since the steady state conditions are reached n in long times, so it is not enough simulating just short time intervals (think of queues for example)
- Very often we are not able to give deterministic operating conditions but we n know statistical laws for the operation of complex interconnected systems
- You may easily simulate faults and analyze consequences on the traffic n

### A graphical approach to design

Las but not least, even if not easily practiced, numerical results from the simulation might be fed back to the system under development in a closed loop with the purpose of automatic optimization: some measure of the error against the desired performance might modify, with a proper law, the parameters of the system in order to drive to optimal performances



The iterative nature of design tend to be automated if relationship of different and various parameters each to the other are easily controlled

### A sketch from the BABAR DAQ architecture



### The top level design



### Detailing some blocks: the fifo and related logic



## Simulink blocks: the library and purposely built blocks in Matlab/C

File Edit View Help	
D 😹 - 🖛 👫	-
Band-Limited White Noise: The Band-Lir random numbers that are suitable for use in co	nited White Noise block generates normally distributed ntinuous or hybrid systems
은 🙀 Simulink Commonly Used Blocks	Band-Limited White Noise
월 Continuous 월 Discontinuities 권 Discrete	Chirp Signal
Logic and Bit Operations	Elock
Math Operations	1 Bonstant
Model-Wide Utilities     Ports & Subsystems     Signal Attributes	
2월 Signal Routing 2월 Sinks	Counter Limited
Sources	12:34 Digital Clock
Additional Math & Discrete	untitled.mat From File
Additional Math: Increment -     Aerospace Blockset	simin From Workspace
<ul> <li>W CDMA Reference Blockset</li> <li>Communications Blockset</li> </ul>	Ground

#### Realtime performance of the simulation

- simulation of each time tick takes ms
   (depending on the complexity and your CPU)
- n this allows interactive modification of design parameters such as
  - $_{\mbox{\tiny Q}}$  pdf of the trigger generation
  - G Fifo length
  - $rac{}{}$  CPU speeds
  - q Packet length of front end data
  - q others

#### Around the data fifo



#### Around the data fifo: occupancy, FULL and EMPTY flags





Sergio Cavaliere - SuperB Workshop - feb 2009

23/02/2009

#### the data fifo: all related signals (avi)



# A block built by means of a piece of software: the burst generator

```
function [wr,busy] = trigger_to_fifo_writes_busy(trg,n)
% BURST GENERATOR
%
persistent stato
values=zeros(1,200);values(2:2:end)=1;
if isempty(stato)
                                             1
  stato=1:
                                          L1 input
  busy=1;
                                                                                   wr
end
                                                             trigger to fifo writes busy
if trg==0 & stato==1
                                                                                 busy.
  stato_inc=0;
                                                                    Embedded
                                        Uniform Random
end
                                                                MATLAB Function1
if trg==1 | stato>1
                                            Number
                                                                     Stateflow
  stato inc=1;busy=1;
else
  stato_inc=0;busy=0;
                                         The burst generator block is driven by a random
end
                                         number generator which chooses at random the
stato=stato+stato inc;
                                         number of pulses to be produced according to a
if stato>=2^{n+2}
  stato=1;
                                         given statistical distribution
end
```

wr=values(stato);

### Another block: the token passing logic



### Simulating the token passing logic



The L3 cpu are periodically involved by the token passing mechanism: **Fach block in** the ring receives the tkn\_in signal and provides the tkn out to

20

#### Simulating the token passing logic (avi)

![](_page_20_Figure_1.jpeg)

### Data fifo during the simulation

![](_page_21_Figure_1.jpeg)

### Some figures from the simulations

- n simulation time= 1.6e+3s equivalent to 3.37ms per sample
- n Fifo length is 256
  - Miss percentage = 33.3%
- n Fifo length is 512
  - Miss percentage = 31.6% mean value= 23.9 sigma= 6.73
- n Fifo length is 1024
  - Miss percentage = 30.7% mean value= 23 sigma= 6.53
- n Faster L3 cpu:
- n Fifo length is 1024
  - $\triangleleft$  Miss percentage = 23.5%

### Off-line data analysis in Matlab

During the simulation you may log some data, so that you will be able to analyse what happened, also from a statistical viewpoint

Histogram of the delays between the 5467 candidate triggers (red) mu=85.8 micros and the accepted 4380 triggers mu=107 micros

![](_page_23_Figure_3.jpeg)

## Off-line data analysis in Matlab: input and output data rate for a data fifo

![](_page_24_Figure_1.jpeg)

Input data rate is random, while the output data rate shows the periodic feature due to the periodic nature of the token ring mechanims.

## Off-line data analysis in Matlab: input and output data rate for the data fifos

![](_page_25_Figure_1.jpeg)

Output data rates for different blocks in the ring are mostly periodic but obviously out of phase each to the others

# Off-line data analysis in Matlab: the serial link

![](_page_26_Figure_1.jpeg)

We may analyse both the statistics of the traffic on the serial link including both average value and its standard deviation but also its time domain evolution

### Conclusion and developments

Features of the proposed approach are:

- very high level behavioural simulation of the architecture under development
- n Enable the system architect to explore easily different what-if scenarios
- Note of the second strain o
- Obtain figures reagarding the performance of the hardware in terms of average values but also their distribution in time and their statistical distribution

#### What may be done in the next:

- n obtain from the physics simulations all data relevant to better model the hardware and check the performance (eg. Trigger rates, its statistical distribution, dead times and so on)
- Set up a detailed simulation of the DAQ chain as it is being developed and will be developed in the next
- Actually we are going to use the tool in order to carry on intensive performance analysis of the serial links under development in Naples as used in a complex acquisition chain
- n THANK YOU