

# EDIT 2015

Excellence in Detectors and Instrumentation Technologies  
Frascati, Oct. 26, 2015



## Lecture 2


# Semiconductor Detectors


Norbert Wermes  
University of Bonn, Germany



- Semiconductor Trackers
- Microstrip Detectors
- Silicon Drift Detectors
- Hybrid Pixel Detectors
- new sensor types 3D-Si, Diamond
- Radiation Damage
  - sensor damage and curing measures
  - R/O chip damage and cures
- (Noise in Semiconductors)
- Monolithic Pixel Detectors
  - DEPFET Pixels
  - MAPS
  - Depleted CMOS Pixels (DMAPS)








if oxide defect (pin holes) => broken channel


- where is the problem?
  - the problem comes with many channels




- resistive poly silicon biasing
  - polycrystalline Si on SiO<sub>2</sub> has area resistance of  $\sim 100 \text{ k}\Omega/\square$
  - meander structures can reach 50 – 200 k $\Omega$  (for space reasons)

☹ variations


☹ extra processing step





# Punch through biasing



# How to bias a pixel detector ... with many many channels?




- ❑ answer: through the virtual ground of the preamplifier
- ❑ but one wants to test the sensor w/o chip, i.e. before you put 16 chips on (yield!)



# Double sided detectors


- exploit the fact that a **signal is induced on both sides** of the detector



- but **where** is the diode?



- need take measures to prevent **electron accumulation** layer

## CURES






# A double sided strip detector layout




- ❑ a method to obtain better spatial resolution for a given number of channels
- ❑ the output signal is divided according to the series capacitances to either side







$$Q_L = \frac{2}{3} Q$$

$$Q_R = \frac{1}{3} Q$$

# A typical strip detector module (here ATLAS)



# Tracking Detectors: CMS (pp collisions)






modules

Largest Si – Detector ever ( $\sim 200 \text{ m}^2$ )




- 42 Si strip detector elements
- 10  $\mu\text{m}$  resolution
- approaches the interaction point down to 7 mm





# The principle of sideways depletion

Gatti, Rehak (1984)



$$\frac{\partial^2 \phi}{\partial x^2} = -\frac{\rho}{\epsilon_0 \epsilon_r}$$

1-dim.  
Poisson Equation


with boundary condition

$$\phi\left(x = -\frac{d}{2}\right) = \phi\left(x = \frac{d}{2}\right) = U_0(z)$$

$$\phi(x, z) = U_0(z) - \frac{\rho}{2\epsilon_0 \epsilon_r} \left( x^2 - \frac{d^2}{4} \right)$$

quadratic potential for electrons

# The silicon drift chamber principle



Si Drift Chamber Principle

□ add a linear potential gradient on top of the parabolic potential

□ in anode region “push” electrons to anode electrodes



## □ PROS

- 2-dim high resolution (typ.  $< 50\mu\text{m}$ ) readout w/ only few R/O electrodes
- very good 2-particle separation

## □ CON


- drift times typ.  $\sim \mu\text{s}$   
=> not useful for high rate exp.

□ application: **Heavy Ion Experiments**









schematic  
only



6.4 cm





360 anodes




only 360 R/O anodes (every 1°)

- ❑ only **one** anode in center
- ❑ small capacitance (10fF) => very low noise (~few e-)
- ❑ large sensing area





from B. Alessandro et al., 2010\_JINST\_5\_P02008




D. Nouais et al., NIM A501 (2003) 119–125





---



# Hybrid Pixel Detectors



# Today's "state of the art" of running pixel detectors



all based on  
"Hybrid Pixels"



# Hybrid Pixel assembly => called „hybridization“

## Sensors





- $n^+$  in  $n$  (oxygenated Si)
- wafer size ( $\varnothing$  10 cm)
- $\sim 200$ - $250 \mu\text{m}$  thick

## Electronics - Chip


- chip size limited by yield  $\sim 1$ - $2.5 \text{ cm}^2$
- wafer size ( $\varnothing$  20 cm)

## Hybridization


- PbSn (or In) bumps (processing on wafer scale)
- IC wafers thinned after bumping to  $\sim 180 \mu\text{m}$
- ‚flip-chip‘ to mate the parts
- $\sim 3000$  bumps/chip,  $\sim 50000$  bumps/module





# Hybrid Pixel Assembly (here ATLAS)



1 sensor tile  
16 FE Chips  
1 controller chip (MCC)  
46,080 pixels per module  
80 Million total




bare




- ❑ becomes integral part of the detector
  - micro electronics
  - up to 700 million transistors so far
  - development takes typ. 10 man years

## ❑ ATLAS FE-I3

- 0,25  $\mu\text{m}$  CMOS technology
- pixel cell size: 50 x 400  $\mu\text{m}^2$
- 18 columns x 160 rows = 2880 cells
- parallel processing in all cells
  - - amplification
  - - zero suppression







- Integration of signal charge by charge sensitive amplifier
- Pulse shaping by feedback circuit with constant current feed back
- Hit detection by comparator
- ~5 bit analog information via „time over threshold“
- storage of address and time stamps in RAM at the periphery

L. Blanquart et al., NIM-A565:178-187, 2006


- ❑ becomes integral part of the detector
  - micro electronics
  - up to 700 million transistors so far
  - development takes typ. 10 man years

## ❑ ATLAS FE-I3



- 0,25  $\mu\text{m}$  CMOS technology
- pixel cell size: 50 x 400  $\mu\text{m}^2$
- 18 columns x 160 rows = 2880 cells
- parallel processing in all cells
  - - amplification
  - - zero suppression

## ❑ End of Column logic


- storage of hit information during trigger latency (2.5  $\mu\text{s}$ )
- hit selection upon L1 trigger



L. Blanquart, P. Fischer et al., NIM-A 456 (2001) 217-231



ATLAS



- light weight "carbon-carbon" structures
- cooling (pumped  $C_3F_8$  : boiling point =  $-25^{\circ}$ )
- $T < -6^{\circ}C$  to limit damage from irradiation

# 1<sup>st</sup> Upgrade ... (installed 2014)

**IBL** = ATLAS' insertable B-Layer

- move closer to IP ( 5.5 cm -> 3.5 cm)
- higher rate
- higher radiation levels ( $\sim 1/r^2$ )




FE-I4: larger chip  
smaller feature size  
higher rate capability

$\sim 0.6 \times 1.1 \text{ cm}^2$



250 nm technology  
pixel size  $400 \times 50 \mu\text{m}^2$   
3.5 M transistors

$\sim 2 \times 2 \text{ cm}^2$



130 nm technology  
pixel size  $250 \times 50 \mu\text{m}^2$   
87 M transistors



installed in ATLAS: May 2014




$\sim 2 \times 5 \text{ cm}^2$



ATLAS Pixel 16-chip module





$\sim 2 \times 4 \text{ cm}^2$



IBL: 2-chip module<sub>28</sub>

**A true 4-hit pixel system!**  
**important for b-quark tagging**

13 TeV pp collision, 2 interactions




---

# Radiation Damage

## distinguish

- non-ionising energy loss (NIEL) by charged particles or neutrons through interactions with the Si-lattice  
=> damages mainly the **sensor** performance (charge collection)  
measured in terms of “fluence” = particles/cm<sup>2</sup> = flux × time -> n<sub>eq</sub>/cm<sup>2</sup>
- ionising energy loss (IEL) by charged particles (dE/dx) or X-rays (absorption) creates charges, especially in transistor gate oxides  
=> damages mainly the **chip** electronics  
measured in terms of TID = **total ionizing dose** (in Gy or rad = 100 Gy)
- 10 years LHC ≅ 10<sup>15</sup> n<sub>eq</sub>/cm<sup>2</sup> and 600 kGy (60 Mrad)
- ~10 x more at HL-LHC


## particle interactions with lattice nuclei



recoiling Si-atom can cause further defects  
→ defect clusters (10nm x 200nm)



1. generation/recombination levels in band gap  
→ increase of **leakage current**
2. change of space charge in depleted region  
→ change of **effective doping concentration**
3. trapping centers created  
→ **trapping** of signal charge



## particle interactions with lattice nuclei



NIEL

non-ionizing  
energy loss  
(not reversible)  
normalized to  
1 MeV neutron damage

recoiling Si-atom can cause further defects


→ defect clusters (10nm x 200nm)



1. generation/recombination levels in band gap  
→ increase of **leakage current**
2. change of space charge in depleted region  
→ change of **effective doping concentration**
3. trapping centers created  
→ **trapping** of signal charge

## Change of Depletion Voltage $V_{\text{dep}}$ ( $N_{\text{eff}}$ )

... with particle fluence:




- “**Type inversion**”:  $N_{\text{eff}}$  changes from positive to negative (Space Charge Sign Inversion)

fluence (NIEL)  $> 10^{15} n_{\text{eq}}/\text{cm}^2$   
total dose  $> 600 \text{ kGy} / 60 \text{ Mrad}$




$p^+$  in n “normal”






before type inversion

$n^+$  in n




after type inversion



p in n

after heavy radiation damage


flooded by charge carriers generated in the edge region



n in n

Change of Depletion Voltage  $V_{dep}$  ( $N_{eff}$ )




... with particle fluence:




- “Type inversion”:  $N_{eff}$  changes from positive to negative (Space Charge Sign Inversion)

fluence (NIEL)  $> 10^{15} n_{eq}/cm^2$   
total dose  $> 600$  kGy / 60 Mrad

threshold energy to **remove a Si-atom** from the lattice:  
 Si - 25 eV, diamond - 43 eV






- shaking the lattice => **beneficial annealing**
- too long **at a high temperature** => defects, that did not harm so far, become active  
=> **reverse annealing**
- **hence:** keep detectors cool @  $-5$  to  $-10^\circ\text{C}$

solution: oxygenated FZ silicon

radiation tolerant to  $10^{15} n_{eq} / cm^2$  (600 kGy)



RD50, G. Lindström et al.  
NIM-A 465 (2001) 60-69

neutrons

protons pions

**Reason:** complex interaction of various (point+cluster) defects:

$V_2O$  interplay with a “shallow donor” that act against each other.

$V_2O$  originating from point defects decreases with oxygenation. For neutrons different => only clusters.

# Radiation damage to the FE-electronics ... and cure





Effects: generation of positive charges in the SiO<sub>2</sub> and defects in Si - SiO<sub>2</sub> interface

## 1. Threshold shifts of transistors

- Deep Submicron CMOS technologies with small structure sizes ( $\leq 350$  nm) and thin gate oxides ( $d_{ox} < 5$  nm) → holes tunnel out

## 2. Leakage currents under the field oxide

- Layout of annular transistors with annular gate-electrodes + guard-rings



radiation induced bit errors

(“single event upsets“ SEU)

large amounts of charge on circuit nodes  
- by nuclear reactions, high track densities -  
can cause “bit-flip“



2 examples of error resistant logic cells

→ enlarge storage capacitances in SRAM cells:

$$Q_{\text{crit}} = V_{\text{threshold}} \cdot C$$

→ storage cells with redundancy (DICE SRAM cell)

information and its inverse stored on 2+2 independent and cross-coupled nodes  
→ temporary flip of one node cannot permanently flip the cell.






# Noise



skip noise?

# Noise in ionisation detectors



$$\sigma^2 = \lim_{T \rightarrow \infty} \frac{1}{T} \int_0^T (I(t) - I_0)^2 dt$$




$$dP_n/df = \frac{1}{R} d\langle u^2 \rangle/df = R d\langle i^2 \rangle/df$$



# When to care about noise ...

❑ always ...

❑ but particularly, when situation is like this



❑ even if you are not interested in an energy measurement, remember ... thresholds



shot noise

white noise

current noise

resistor noise

switching noise

series noise

flicker noise

popcorn noise

Nyquist Noise

Johnson Noise

parallel noise

$kT/C$  noise

$1/f$  noise

RTS noise

Thermal noise

# Noise in a pixel/strip detector (ionisation detector)

three physical noise sources:

number fluctuations of quanta



1. shot noise

$$\langle i^2 \rangle = 2q \langle i \rangle df$$

2. 1/f noise

$$\langle i^2 \rangle = \text{const. } 1/f df$$


velocity fluctuations of quanta



3. thermal noise

$$\langle i^2 \rangle = 4kT / R df$$

where do they appear in a typical pixel detector readout chain ?




# Noise in a pixel/strip detector (ionisation detector)

three physical noise sources:

- |                                 |   |                  |   |
|---------------------------------|---|------------------|---|
| number fluctuations of quanta   | → | 1. shot noise    | $\langle i^2 \rangle = 2q \langle i \rangle df$ |
|                                 |   | 2. 1/f noise     | $\langle i^2 \rangle = \text{const. } 1/f df$   |
| velocity fluctuations of quanta | → | 3. thermal noise | $\langle i^2 \rangle = 4kT / R df$              |

where do they appear in a typical pixel detector readout chain ?




# Noise in a pixel/strip detector (ionisation detector)

three physical noise sources:

- |                                 |   |                  |   |
|---------------------------------|---|------------------|---|
| number fluctuations of quanta   | → | 1. shot noise    | $\langle i^2 \rangle = 2q \langle i \rangle df$ |
|                                 |   | 2. 1/f noise     | $\langle i^2 \rangle = \text{const. } 1/f df$   |
| velocity fluctuations of quanta | → | 3. thermal noise | $\langle i^2 \rangle = 4kT / R df$              |

where do they appear in a typical pixel detector readout chain ?



# Noise in a pixel/strip detector (ionisation detector)

equivalent noise charge  $ENC = \frac{\text{noise output voltage (rms)}}{\text{signal output voltage for the input charge of } 1e^-}$

$$ENC_{tot}^2 = ENC_{shot}^2 + ENC_{therm}^2 + ENC_{1/f}^2$$

charge sensitive preamplifier only

$$ENC_{shot} = \sqrt{\frac{I_{leak}}{2q} \tau_f} = 56e^- \times \sqrt{\frac{I_{leak}}{\text{nA}} \frac{\tau_f}{\mu s}}$$

$$ENC_{therm} = \frac{C_f}{q} \sqrt{\langle v_{therm}^2 \rangle} = \sqrt{\frac{kT}{q} \frac{2C_D}{3q} \frac{C_f}{C_{load}}} = 104e^- \times \sqrt{\frac{C_D}{100 \text{ fF}} \frac{C_f}{C_{load}}}$$

$$ENC_{1/f} \approx \frac{C_D}{q} \sqrt{\frac{K_f}{C_{ox}WL}} \sqrt{\ln\left(\tau_f \frac{g_m}{C_{load}} \frac{C_f}{C_D}\right)} = 9e^- \times \frac{C_D}{100 \text{ fF}} \text{ (for NMOS trans.)}$$

$W, L$  = width and length of trans. gate

$K_f = 1/f$  noise coefficient

$C_{ox}$  = gate oxide capacitance

$C_f$  = feedback capacitance

$C_{load}$  = load capacitance

$C_D$  = detector capacitance

$\tau_f$  = feedback time constant


reference

Rossi, Fischer, Rohe, Wermes

Pixel Detectors. Springer 2006


# Noise in a pixel/strip detector (ionisation detector)

... with an additional filter amplifier (shaper) being the band width limiter




$$f^{(1,M)}(t) = \frac{1}{M!} \left(\frac{t}{\tau}\right)^M e^{-t/\tau}$$

$$\begin{aligned} \text{ENC}^2(e^2) = & 11 I_0(\text{nA}) \tau(\text{ns}) \\ & + 740 \frac{1}{WL(\mu\text{m}^2)} C_D^2(100 \text{ fF}) \\ & + 4000 \frac{1}{g_m(\text{mS})} C_D^2(100 \text{ fF}) \tau(\text{ns}) \end{aligned}$$




# Noise in a pixel/strip detector (ionisation detector)

... with an additional filter amplifier (shaper) being the band width limiter




$$f^{(1,M)}(t) = \frac{1}{M!} \left(\frac{t}{\tau}\right)^M e^{-t/\tau}$$

comparing pixels  
and strips



50 x 250  $\mu\text{m}^2$  or 100 x 150  $\mu\text{m}^2$



50  $\mu\text{m}$  x 50 000  $\mu\text{m}$

	$C_D$	$I_0$	$\tau$	$W$	$L$	$g_m$	ENC therm	ENC 1/f	ENC shot	ENC tot
pixel	200 fF	1 nA	50 ns	20 $\mu\text{m}$	0.5 $\mu\text{m}$	0.5 mS	25 $e^-$	17 $e^-$	24 $e^-$	40 $e^-$
strip	20 pF	1 $\mu\text{A}$	50 ns	2000 $\mu\text{m}$	0.4 $\mu\text{m}$	5 mS	800 $e^-$	200 $e^-$	750 $e^-$	1100 $e^-$





# The typical S/N situation ( ... here ATLAS pixels)

Signal of a high energy particle  $\hat{=} 19500 e^- \rightarrow <10000 e^-$  after irradiation

Charge on more than 1 pixel  $\Rightarrow S/N > 30 \rightarrow S/N \sim 10$

- ❑ Discriminator thresholds = 3500 e,  $\sim 40 e$  spread,  $\sim 170 e$  noise
- ❑ 99.8% data taking efficiency
- ❑ 95.9% of detector operational
- ❑ ca.  $10 \mu\text{m} \times 100 \mu\text{m}$  resolution (track angle dependent)
- ❑ 12%  $dE/dx$  resolution



---


# How to make things better?

- more radiation hard?
- less complex?
- less expensive?

# How to make sensors more radiation hard?





## Planar sensors: (PPS collab.)

- work at  $2 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$
- but need high bias voltage
- n in n (inner), n in p (outer layers)
- slim edges (guard ring optimization)




## 3D-Si sensors: (3D-Si collab.) → special geometry

- 50 μm electrode spacing →  $V_{\text{bias}} \sim 200 \text{ V}$  only
- option for inner layers



mono-crystalline CVD diamond



current focus on poly-crystalline pixel modules (ATLAS DBM)



## Diamond sensors: (RD42 & DBM collab)

- $\sim 2000e$  at  $2 \times 10^{16} \text{ n}_{\text{eq}} \text{ cm}^2$  → need low thresh.
- but S/N potentially better than Si at high fluence

❑ complex signal processing already in pixel cells possible

- zero suppression
- temporary storage of hits during L1 latency

❑ radiation hardness to  $10^{15} n_{eq}/cm^2$

**PRO**

❑ spatial resolution  $\sim 10 - 15 \mu m$

... but also

❑ relatively large material budget:  $\sim 3\% X_0$  per layer ( $1\% X_0$  @ ALICE)

- cooling, services

❑ complex and laborious module production

- bump-bonding / flip-chip  $\rightarrow$  expensive
- many production steps
- expensive

**CON**

## Hybrid Pixels

	BX time	Particle Rate	Fluence	Ion. Dose
	ns	kHz/mm <sup>2</sup>	n <sub>eq</sub> /cm <sup>2</sup> per lifetime*	Mrad per lifetime*
LHC (10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> )	25	1000	2×10 <sup>15</sup>	79
HL-LHC (10 <sup>35</sup> cm <sup>-2</sup> s <sup>-1</sup> )	25	10000	2×10 <sup>16</sup>	> 500
LHC Heavy Ions (6×10 <sup>27</sup> cm <sup>-2</sup> s <sup>-1</sup> )	20.000	10	>10 <sup>13</sup>	0.7
RHIC (8×10 <sup>27</sup> cm <sup>-2</sup> s <sup>-1</sup> )	110	3,8	few 10 <sup>12</sup>	0.2
SuperKEKB (10 <sup>35</sup> cm <sup>-2</sup> s <sup>-1</sup> )	2	400	~3 x 10 <sup>12</sup>	10
ILC (10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> )	350	250	10 <sup>12</sup>	0.4

Monolithic Pixels

lower rates  
lower radiation  
smaller pixels  
less material  
better resolution

DEPFET: Belle II  
MAPS: STAR@RHIC  
and future  
ALICE ITS

assumed lifetimes:  
LHC, HL-LHC: 7 years  
ILC: 10 years  
others: 5 years

---

## NEW developments


**DEPFET** Pixels -> Belle II

**Monolithic** Pixels -> STAR@RHIC, ALICE

(Mixed?) **Monolithic/Hybrid** -> LHC Upgrade?

## STAR / RHIC

MAPS




total area  
0.16 m<sup>2</sup>

in operation since 2014

## (Belle II)

DEPFET




total area  
0.014 m<sup>2</sup>

Thinned and glued  
silicon ladders

in production for 2017

MAPS

## ALICE – Upgrade




total area  
~10 m<sup>2</sup>

under development  
target: 2018

## ILC



MAPS





total area  
? m<sup>2</sup>

current  
baseline

# DEPFET Pixels







A charge  $q$  in the internal gate induces a **mirror charge  $\alpha q$  in the channel** ( $\alpha < 1$  due to stray capacitance). This mirror charge is compensated by a **change of the gate voltage**:  $\Delta V = \alpha q / C = \alpha q / (C_{ox} W L)$  which in turn changes the transistor current  $I_d$ .



FET in saturation:

$$I_d = \frac{W}{2L} \mu C_{ox} \left( V_G + \frac{\alpha q_s}{C_{ox} W L} - V_{th} \right)^2$$






$I_d$ : source-drain current  
 $C_{ox}$ : sheet capacitance of gate oxide  
 $W, L$ : Gate width and length  
 $\mu$ : mobility (p-channel: holes)  
 $V_g$ : gate voltage  
 $V_{th}$ : threshold voltage

Conversion factor:

$$g_q = \frac{dI_d}{dq_s} = \frac{\alpha \mu}{L^2} \left( V_G + \frac{\alpha q_s}{C_{ox} W L} - V_{th} \right) = \alpha \sqrt{2 \frac{I_d \mu}{L^3 W C_{ox}}}$$



$$g_m : g_q = \alpha \frac{g_m}{W L C_{ox}} = \alpha \frac{g_m}{C}$$

# How does a DEPFET work?



A charge  $q$  in the internal gate induces a mirror charge  $\alpha q$  in the channel ( $\alpha < 1$  due to stray capacitance). This mirror charge is compensated by a change of the gate voltage:  $\Delta V = \alpha q / C = \alpha q / (C_{ox} W L)$  which in turn changes the transistor current  $I_d$ .


- Internal amplification  $g_q \sim 500 \text{ pA/e}^-$
- Small intrinsic noise
- Sensitive off-state, no power consumption



Developed for X-ray astronomy (XEUS mission)  
Energy resolution **131 eV** (5.9 keV Fe55)  
Noise ENC=**2.2 e<sup>-</sup>** (T=22 °C)  
**Shaping time  $\tau = 10\text{ }\mu\text{s}$**




excellent noise performance  
due to

- small capacitance (gate – channel)
- long shaping time (10  $\mu\text{s}$ )



- DEPFET pixel transistors arranged in a matrix
- row wise select -> column wise readout of transistor (drain) currents
- Gate and clear lines need a steering chip
- Long drain readout lines to keep material out of the acceptance region
- 100 ns per row  
20  $\mu$ s per frame


# DEPFET PXD ... very different from LHC pixels



switcher chips



current digitizer chips

data processing chips




DEPFET sensor






# CMOS Pixels (sometimes called MAPS)





skip ?






- standard **HYBRID** pixels
  - various sensors: planar-Si, 3D-Si, diamond
  - mixed signal R/O chip (**FE-I3**, **FE-I4**, **ROC** ...)



- **Monolithic Active Pixel Sensors**

- **MAPS** using CMOS with Q-collection in epi-layer (usually by diffusion → recent advances)
- depleted **DMAPS** using **HR** substrate or **HV** process to create depletion region:
- CMOS on **SOI**

$$d \sim \sqrt{\rho \cdot V}$$







- + 'standard CMOS' process
- + fewer interconnections
- + very thin ... low mass
- + low power
- + small pixel size
- + CMOS circuitry, but limited to NMOS
- small signal
- slow charge collection
- frame readout, rolling shutter
- area limited by chip size
- radiation tolerance

## CMOS with epi-layer as active layer

R. Turchetta et al  
NIM A458 (2001) 677-689





all NMOS, no PMOS


- realized 2014 in STAR experiment
- target for ALICE upgrade

- + 'standard CMOS' process
- + fewer interconnections
- + very thin ... low mass
- + low power
- + small pixel size
- + CMOS circuitry, but limited to NMOS
- small signal
- slow charge collection
- frame readout, rolling shutter
- area limited by chip size
- radiation tolerance

important:  
multiple wells




# MAPS for ALICE (2018) and for the ILC (20xx?)



specs

Parameter	Inner barrel	Outer barrel
Max. silicon thickness	50 $\mu\text{m}$	
Intrinsic spatial resolution	5 $\mu\text{m}$	30 $\mu\text{m}$
Chip size	15 mm $\times$ 30 mm ( $r\phi \times z$ )	
Max. dead area on chip	2 mm ( $r\phi$ ), 25 $\mu\text{m}$ ( $z$ )	
Max. power density	300 mW/cm <sup>2</sup>	100 mW/cm <sup>2</sup>
Max. integration time		30 $\mu\text{s}$
Max. dead time	10 % at 50 kHz Pb-Pb	
Min. detection efficiency		99 %
Max. fake hit rate		10 <sup>-5</sup>
TID radiation hardness <sup>a</sup>	700 krad	10 krad
NIEL radiation hardness <sup>a</sup>	10 <sup>13</sup> 1 MeV n <sub>eq</sub> /cm <sup>2</sup>	3 $\times$ 10 <sup>10</sup> 1 MeV n <sub>eq</sub> /cm <sup>2</sup>

<sup>a</sup> This includes a safety factor of ten




skip HV/HR?



What is needed to make CMOS pixels also usable in the LHC radiation environment?


# TCAD simulations: resistivity – voltage – fill factor




Substrate: 10  $\Omega\text{cm}$  – 2k $\Omega\text{ cm}$   
 Nwell: 1V – 20 V  
 Pwell: 0V


from Tomasz Hemperek

## low resistivity



## high resistivity







Substrate: 10  $\Omega$ cm – 2k $\Omega$  cm  
 Nwell: 1V – 20 V  
 Pwell: 0V

from Tomasz Hemperek



## low resistivity




## HR plus (high) voltage



## Electron Velocity




## Charge\_Collection



NW: 20V  
PW: 0V  
Substrate: 2kΩ cm  
Dose:  $10^{15} n_{eq}/cm^2$

## fraction of collected charge in first 10ns



	substrate resistivity [ $\Omega cm$ ]	Bias [V]	Fill Factor [%]
	10	1	15
	10	20	15
	2k	1	15
	2k	20	15
	2k	20	75

from Tomasz Hemperek




## HV - CMOS

$$d \sim \sqrt{\rho \cdot V}$$


I. Peric et al.

Nucl.Instrum.Meth. A582 (2007) 876-885

Nucl.Instrum.Meth. A765 (2014) 172-176



e.g. AMS technology



- AMS 350 nm and 180 nm HV process (p-bulk) ... 60-100 V
- deep n-well to put nMOS (in extra p-well) and pMOS (limitation)
- ~10 - 15 μm depletion depth → 1-2 ke signal
- various pixel sizes (~20 x 20 to 50 x 125 μm<sup>2</sup>)
- can also replace „sensor“ (amplified signal) in a „hybrid pixel“ bonding (bump, glue, other...) to FE-chip => CCPD

# Current approaches (a classification)

## HR - CMOS


$$d \sim \sqrt{\rho \cdot V}$$

Mattiazzo, S., W. Snoeys et al.

NIM A718 (2013) 288-291


Havranek, Hemperek, Krüger, NW et al.

JINST 10 (2015) 02, P02013



- (D)MAPS like configuration but **w/ depleted bulk**
- small collection node
- long drift path

=> **smaller C, more trapping**





- deep n and deep p wells
- large collection node
- short drift path

=> **larger C, less trapping**

# Current approaches (a classification)

## CMOS on SOI

$$d \sim \sqrt{\rho \cdot V}$$






- **FD-SOI**
- OKI/LAPIS/KEK
- Y. Arai et al.
- **issues**
  - back gate effect
  - radiation issues due to BOX
- cures invented in recent years
- but not suited for LHC - pp

- **HV-SOI (thick film)**
- Hemperek, Kishishita, Krüger, NW  
doi:10.1016/j.nima.2015.02.052
- a promising alternative
- doped, non-depleted P- and N-wells prevent back gate effect and increase the radiation tolerance





  $+U_b$  would be nice

# Prototype results are encouraging ...



test beam @ 3.2 GeV e<sup>-</sup>

# XBT01 in test beam - $50 \times 50 \mu\text{m}^2$ pixel



Depletion depth  $\approx 31 \mu\text{m}$   
 Calculated depth =  $36 \mu\text{m}$  (@100  $\Omega\text{cm}$ , -45V)


observation:  
 charge collected from high-field (fast drift)  
 and low field (slow diffusion) regions

Semiconductor micro pattern detectors are essential for particle tracking and imaging and new developments are at the forefront of technological advances

- They are the **working horse choice** for present and future tracking detectors
- There is a large momentum in R&D and building of new detectors for the **LHC upgrade**
- R&D profits from **modern micro technologies** and their rapid progress
- Applications **spin off** to imaging (synchrotron light, X-ray astronomy, medical ... )

# Further Reading


- G. Lutz, “Semiconductor Radiation Detectors”, Springer Berlin-Heidelberg-New York, 1999.
- Rossi, Fischer, Rohe, Wermes, “Pixel Detectors: From Fundamentals to Applications”, Springer Berlin-Heidelberg-New York, 2006, (ISBN 3-540-283324)
- ATLAS Inner Detector, Aad, G. et al. JINST 3 (2008), P07007.  
CMS Silicon Detector, JINST 3 (2008), S08004,  
ALICE ITS, JINST 3 (2008), S08002.
- review pixel papers
  - N. Wermes, “From Hybrid to CMOS Pixels ... a possibility for LHC’s pixel future?”  
arXiv:1509.09052 [physics.ins-det], subm. to JINST (2015)
  - N. Wermes, “Pixel Detectors for Charged Particles”  
Nucl.Instrum.Meth. A604 (2009) 370-379, arxiv:physics/0811.4577
- Kolanoski, H. and Wermes, N.  
Particle Detectors – Fundamentals and Applications, Springer (2016)  
in print, English Edition to follow.




---

# Backup







Sputter etching and sputtering of the plating base / UBM




Spin coating and printing of Photoresist




Electroplating of Cu and PbSn






Resist stripping and wet etching of the plating base





Reflow



Flip-Chip





## 3D integration promises

- higher granularity (smaller pixel size)
- lower power
- large active over total area ratio
- dedicated technology for each functional layer
- **but:** complex fabrication  $\rightarrow$  yield is an issue

