

Introduction to VHDL

P.Albicocco



- VHDL introduction
- VHDL history
- Level of abstraction
- Simulation and synthesis
- Libraries and packages
- Entities and architectures
 - Entity
 - Ports
 - Architecture
 - Variables and signals
- VHDL operators
- Assignment statement example
- Process example
- Concurrent statements
- VHDL code examples
- Conclusions



VHDL \rightarrow VHSIC Hardware Description Language VHSIC \rightarrow Very High Speed Integrated Circuits

- VHDL is used to model the physical hardware used in digital systems.
- VHDL allows most reliable design process minimizing both costs and develop time
- VHDL make use of Object Oriented methodology (modules developed for the current project can be reused in the future)

BUT

- VHDL is NOT a programming language (like C, C++, python etc.)
- when designing systems using VHDL you must always have in mind the hardware you have to implement



VHDL → VHSIC Hardware Description Language VHSIC → Very High Speed Integrated Circuits

- VHDL is used for documentation, verification and synthesis of large digital design.
- VHDL allows hardware description using three different approaches: structural, data flow and behavioral (generally a mixture of the three methods is used).
- VHDL is a standard (VHDL-1076) developed by IEEE (Institute of Electrical and Electronics Engineers)

Summary: History of VHDL

- 1981 Initiated by US DoD to address hardware life-cycle crisis
- 1983-85 Development of baseline language by Intermetrics, IBM and TI
- 1986 All rights transferred to IEEE
- 1987 Publication of IEEE Standard
- 1987 Mil Std 454 requires comprehensive VHDL descriptions to be delivered with ASICs
- Revised standard (named VHDL 1076-1993)
- 2000 Revised standard (named VHDL 1076 2000, Edition)
- 2002 Revised standard (named VHDL 1076-2002)
- 2007 VHDL Procedural Language Application Interface standard (VHDL 1076c-2007)
- 2009 Revised Standard (named VHDL 1076-2008)



- Structural model:
 - The system is described as gates and component blocks connected by wires to implement the design (like a schematic rapresentation)
 - Describes only connections
- Behavioral model:
 - Describes the behavior of a component
 - Describes how input signal interact to create the output
 - Register Transfer Level (RTL):
 - Describes dataflow in the system
 - Algorithmic Level:
 - Instruction in a sequence of operations (sequential logic)
 - Dataflow model:
 - Define flow of data (example: x <= y is executed as soon as the input variable y change)
- VHDL respect the VLSI design principles of modularity and locality



- Simulation is the prediction of the behavior of a system
 - Functional simulation generates an approximates behavior of the hardware design (functional simulation assume all outputs changing at the same time)
 - Timing simulation predicts the exact behavior of a hardware design
- Synthesis translates the design into a netlist file describing the hardware structure of a system
 - VHDL was not designed for synthesis
 - Not all VHDL statements are synthesizable

When starting a VHDL based design please remind Stephen Brown, Zvonko Vranesic [Fundamentals of Digital Logic with **VHDL** Design] suggestion:

"A good general guideline is to assume that if the designer cannot readily determine what logic circuit is described by the VHDL code, then the CAD tools are not likely to synthesize the circuit that the designer is trying to describe"



ENTITIES AND ARCHITECTURES

VHDL structure



ARCHITECTURES

- specify the design internal implementation
- An entity can have more architectures according to the required optimization (performance, area, power consumption, simulation)
- Configurations specify the connections between an architecture and an instance of an entity (in the following we'll use a single architecture)

ARCHITECTURES DECLARATIONS

ARCHITECTURE architecture_name OF entity_name IS BEGIN

-- Insert VHDL code here

END architecture_name

M.BERETTA – G.FELICI – P.ALBICOCCO EDIT 2015 – FRASCATI OCTOBER 20-29



ENTITY = EXTERNAL INTERFACE SPECIFICATION

Entity declaration specify:

- The name of the entity
- A set of generic declarations defining the instance parameters
- A set of port declarations defining the inputs and outputs of the hardware design





PORT NAMES

- letters, digits, underscores
- begin with a letter
- are case insensitive

PORT DIRECTIONS

- 🔸 in
- out
- inout
- buffer

special OUT (can be read by the entity architecture)

IEEE standard 1164-1993

- the external pins of a synthesizable design must be defined using data types specified in the std_logic_1164 package
- IEEE strongly recommend the use of following data types for synthetizable system
 - std_logic
 - std_logic_vector(<max> DOWNTO <min>)



The ARCHITECTURE describes the behavior, interconnections and relationship between different inputs and outputs

PROCESS

CUNCURRENT SIGNAL ASSIGNMENT (CSA)



The use of processes makes your code more modular, more readable, and allows you to separate combinational logic from sequential logic



BOTH VARIABLES AND SIGNALS ARE USED TO HOLD DATA, BUT:

- Variables are used in processes (variables behave as expected in software programming languages)
- Signals are used in structural and data flow description





- Synthesizable design can be simulated
- Not all simulated signals can be synthetized

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY simple_buffer IS
PORT ( din : IN std_logic;
dout : OUT std_logic
);
END simple_buffer;
ARCHITECTURE behavioural1 OF simple_buffer IS
BEGIN
dout <= din AFTER 10 ns;
END behavioural1;
```

THIS ARCHITECTURE CAN BE SIMULATED BUT NOT SYNTETIZED



LOGICAL OPERATORS

"AND" "OR" "NAND" "NOR" "XOR"

RELATIONAL OPERATORS

- = (EQUAL)
- /= (NOT EQUAL)
- < (LESS THAN)
- > (GREATER THAN)

MATHEMATICAL OPERATORS

- + (ADDITION)
- (SUBTRACTION)
- * (MULTIPLICATION)
- / (DIVISION)



ASSIGNMENT STATEMENTS EXAMPLE

SIGNAL a, b, c : std_logic; SIGNAL avec, bvec, cvec : std_logic_vector(7 DOWNTO 0);

- -- Concurrent Signal Assignment Statements
- -- NOTE: Both a and avec are produced concurrently
- a <= b AND c;
- avec <= bvec OR cvec;

-- Alternatively, signals may be assigned constants

а	<= '0';	
b	<= '1';	
С	<= 'Z';	
avec	<= "00111010";	Assigns 0x3A to avec
Bvec	<= X"3A";	Assigns 0x3A to bvec
cvec	<= X"3" & X"A";	Assigns 0x3A to cvec



D FLIP-FLOP BLOCK DIAGRAM





- All concurrent statements in an architecture are executed simultaneously
- Concurrent statements are used to express parallel activity
- Concurrent statements are executed with no predefined order by the simulator . So the order in which the code is written does not have any effect on its function
- Process is a concurrent statement in which sequential statements are allowed
- All processes in an architecture are executed simultaneously
- Concurrent statements are executed by the simulator when one of the signals in its sensitivity list changes .This is called occurrence of 'event' (c <= a or b; is executed when either signal 'a' or signal 'b' changes



VHDL_INSTRUCTION FILE CONTAINS DESCRIPTION AND EXAMPLES OF FPGA BUILDING BLOCKS AND INSTRUCTIONS

EDIT 2015 LET'S START WRITING SOME CODE ...

REMIND

- Every VHDL design description consists of at least one *entity / architecture* pair, or one entity with multiple architectures.
- The entity section of the HDL design is used to declare the *I/O ports* of the circuit, while the description code resides within architecture portion.
- Standardized design libraries are typically used and are included prior to the entity declaration. This is accomplished by including the code "library ieee;" and "use ieee.std_logic_1164.all;".



end behavl;

```
_____
library ieee;
use ieee.std_logic_l164.all;
_____
                      -----
entity AND_ent is
port( x: in std_logic;
      y: in std_logic;
      F: out std_logic
);
end AND_ent;
   architecture behav2 of AND_ent is
architecture behavI of AND_ent is
                                                begin
begin
                                                  F \leq x and y;
  process(x, y)
                                                end behav2;
  begin
    -- compare to truth table
    if ((x='1') and (y='1')) then
        F <= '|':
      else
        F <= '0';
      end if;
  end process;
```

M.BERETTA – G.FELICI – P.ALBICOCCO EDIT 2015 – FRASCATI OCTOBER 20-29



The port map instruction is used for component instantiation. The program incorporates multiple components in the design.





```
-- top level circuit
library ieee;
use ieee.std logic 1164.all;
use work.all;
entity comb ckt is
port( input1: in std_logic;
      input2: in std logic;
      input3: in std logic;
      output: out std logic
);
end comb ckt;
architecture struct of comb ckt is
                                  -- as entity of AND GATE
  component AND GATE is
  port( A: in std logic;
         B: in std_logic;
       FI:
             out std logic
  );
  end component;
                                                                         COMPONENTS INSTANTIATION
  component OR_GATE is
                                  -- as entity of OR GATE
  port( X: in std_logic;
         Y: in std_logic;
         F2: out std logic
  );
  end component;
  signal wire: std_logic;
                                  -- signal just like wire
begin
  -- use sign "=>" to clarify the pin mapping
  Gate1:AND GATE port map (A=>input1, B=>input2, F1=>wire);
  Gate2: OR GATE port map (X=>wire,Y=>input3, F2=>output);
end struct;
```



Signals are used to connect the design components and must carry the information between current statements of the design. On the other hand, variables are used within process to compute certain values.

```
library ieee;
use ieee.std logic 1164.all;
entity sig var is
port( d1, d2, d3:
                      in std logic;
       res1, res2:
                      out std logic);
end sig var;
architecture behv of sig var is
 signal sig s1: std logic;
Begin
 proc1: process(d1,d2,d3)
  variable var s1: std logic;
 begin
       var s1 := d1 and d2;
       res1 <= var s1 xor d3;
 end process;
 proc2: process(d1,d2,d3)
 begin
       sig s1 \le d1 and d2;
       res2 <= sig s1 xor d3;
 end process;
end behv;
```



The first process uses variables while the second uses signals: the outputs of the two processes are different !!!



- The body of an architecture includes concurrent signal assignment, concurrent processes and component instantiation (port map statements)
- Process statements include sequential statements (case/if-then-else/loop)





Flip-flop is a basic component of sequential circuits. Besides input/output signals flip-flop requires the reset and the clock signals (reset can be active high or active low flip-flop transitions can occur both at the clock *rising-edge* or *falling edge*)





Finite State Machine (FSM) is a key component of VHDL design. It consist of both combinational logic and sequential components. Sequential components (registers) are used to record the state of the circuit and are updated synchronously on the rising edge of the clock signal.

Two types of state machine: Moore (outputs depend on current state only) and Mealy (outputs depend on current state and inputs).





SEQUENTIAL DESIGN (2)





SEQUENTIAL DESIGN (3)





- This talk has only covered a small part of the VHDL language; many constructs and features of state of the art FPGA have been omitted (memory, high speed serial links, processor implementation)
- For those interested in learning the VHDL language a good book together with a Xilinx or Altera supported evaluation board could be the next step
- If the choice is for the XLINX products a good starting point could be an evaluation board based on Zynq FPGA e.g. the ZedBoard, a development kit based on Xilinx Zynq-7000 All Programmable SoC.

REMIND

WHEN WRITING VHDL CODE YOU HAVE ALWAYS KEEP IN MIND THAT YOU ARE DESIGNING HARDWARE, NOT A COMPUTER PROGRAM !!!



[1] Introduction to VHDL - Michael Lupberger - University of Bonn

[2] VHDL tutorial - William D. Bishop - Department of Electrical and Computer Engineering

University of Waterloo

[3] http://esd.cs.ucr.edu/labs/tutorial/