# HLT for HL-LHC, Technology and architecture for next decade TDAQ

Silvia Amerio

University of Padova and INFN

IFD2014 – INFN workshop on Future Detectors for HL-LHC Trento 11-13 March 2014

# Introduction

High Level Triggers in LHC experiment are based on farms of CPUs

- easier maintenance and upgrade
- the HLT code can be easily simulated offline
- HLT code as much similar to the offline as possible
- additional computing power for offline processing when the experiment is not taking data

New challenges in the future:

- LHC upgrade  $\rightarrow$  Increased event rates and pile-up  $\rightarrow$  more computing power needed
- We are facing a technological change: many-cores, parallel computing.

#### In this talk:

- Alice and LHCb current HLT systems and plans for Phase 1 upgrade
  - Towards a triggerless event selection
  - Usage of latest technologies for data movement and data processing.
- Prospects for Atlas and CMS in Phase 2
- INFN groups involved

# ALICE upgrade strategy

#### Requirements

Physics objective of the Phase 1 upgrade is the *precision measurements* of the QGP, which will be accessible through measurements of heavy-flavour and quarkonia *down* to zero *pT* and low mass di-leptons.

Cannot be triggered at hardware level --> data taking with minimum-bias trigger or continuous mode Increased statistics (at least 10 nb<sup>-1</sup>, 100 times current sample) -> Sample full 50 kHz PbPb interaction rate (9.2 Tbit/s detector readout)

#### Strategy

Data reduction by (partial) online reconstruction and compression

Store only reconstruction results, discard raw data

- Demonstrated with TPC clustering since Pb-Pb 2011
- Optimized data structures for lossless compression
- Algorithms designed to allow for offline reconstruction passes with improved calibrations

Implies much tighter coupling between online and offline reconstruction software

### Upgrade architecture



DETECTOR READOUT

Continuous readout for the Time Projection Chamber (TPC) and the Inner Tracking System (ITS) (at 50 kHz, ~ 5 events during drift time of 92  $\mu$ s) Triggered readout for all other sub-detectors

FTP (Fast Trigger Processor) : it provides clock/L0/L1 to triggered detectors and TPC/ITS for data tagging and test purposes.

13/03/2014

### **Upgrade** architecture



### Upgrade architecture



# **GPUs in Alice HLT**

TPC tracking most time consuming step in the HLT

- Neighbor Finding, Tracklet Construction and Tracklet Selection on GPU;
- Inizialization, Tracklet Output on CPU.
- Overall total processing time from 500 ms to 170 ms.



Lessons learned:

- Best results on a *hybrid system (CPU/GPU)* •
- CPU and GPU versions can run both online and offline  $\rightarrow$  the consistency of results between the two versions can be easily checked IFD2014

3/03/2014

# LHCb upgrade: motivations

No deviations from the SM seen yet, we need to probe NP at scales >> 1 TeV  $\rightarrow$  increase the precision of the measurements  $\rightarrow$  increase the size of the collected signal samples  $\rightarrow$  LHCb upgrade to collect up to 50 fb<sup>-1</sup>





### PCIe based RO and EB

![](_page_9_Figure_1.jpeg)

### Possible strategies for the EB/HLT

![](_page_10_Figure_1.jpeg)

### Scenario A: Improving HLT code

**Requirements:** 

Increase efficiency on hadronic modes

| mode          | $D \rightarrow hhh$ | $B \rightarrow hh$ |
|---------------|---------------------|--------------------|
| ε(L0) [%]     | 27                  | 62                 |
| ε(HLT/L0) [%] | 42                  | 85                 |
| ε(tot) [%]    | 11                  | 52                 |

- After the upgrade background rejection is not the main problem anymore, 25% event will contain a b or c quark --> we need to better categorize signal while reducing the background
- Assuming a CPU farm 10x the current one the time budget for HLT ~ 15 ms/event

Fundamental ingredients of the upgraded HLT:

- full forward tracking as early as possible
- offline-like particle identification
- retuning of inclusive and exclusive selections

|                         |        | Timing [ms         | ]                  |
|-------------------------|--------|--------------------|--------------------|
| Tracking Algorithm      | No GEC | GEC = 1000         | GEC = 600          |
| VELO tracking           | 2.2    | 1.7                | 1.0                |
| PV finding              | 0.41   | 0.36               | 0.25               |
| <b>VELO-UT</b> tracking | 2.5    | 2.1                | 1.5                |
| Forward tracking        | 4.3    | 2.6                | 1.3                |
| Total                   | 9.4    | 6.8                | 4.1                |
| MinBias inefficiency    | 0      | $(10.1 \pm 0.9)$ % | $(41.1 \pm 0.8)$ % |

### Scenarios B and C: investigating new technologies

![](_page_12_Figure_1.jpeg)

Goal: tests in parasitic configuration during Run 2

### **Scenarios B and C:** investigating new technologies

![](_page_13_Picture_1.jpeg)

![](_page_13_Figure_2.jpeg)

![](_page_13_Figure_3.jpeg)

Pixel (Upgrade) VELO Forward Tracking local search method on the GPU,

Triplets of clusters in neighbouring sensors are selected as seeding, forwarding is done in parallel.

Preliminary Algorithm gets a reasonable speedup (11x), tracking performance indicators (ie. Reconstruction Efficiency, Clone and Ghost Fraction) need to be polished.

For phase 2 HLT will have to provide a rejection factor

- ATLAS: from 200 kHz to 5-10 kHz
- CMS: from 500-1000 kHz to 10 kHz

CMS estimates x50 increase in the required HLT processing power for phase 2. Moore's law can lower this estimate by a factor 10.

Where can the missing factor 5 can come from?

- Code/framework improvement
- New technologies

For phase 2 HLT will have to provide a rejection factor

- ATLAS: from 200 kHz to 5-10 kHz
- CMS: from 500-1000 kHz to 10 kHz

CMS estimates x50 increase in the required HLT processing power for phase 2. Moore's law can lower this estimate by a factor 10.

Where can the missing factor 5 can come from?

- Code/framework improvements
- New technologies

Parallelism at increasing levels:

- Event level parallelism:
  - 1 core 1 event, fork + common memory shared using Copy-on-Write to reduce memory footprint
- Algorithm level parallelism : multi-threading
- Sub-algorithm level parallelism

Thread-safe code New frameworks, e.g.

- AthenaMP, GaudiMP, for event-level multi-processing
- New CMSSW, AthenaHive, GaudiHive, ALFA, for multithreading

![](_page_15_Figure_16.jpeg)

For phase 2 HLT will have to provide a rejection factor

- ATLAS: from 200 kHz to 5-10 kHz
- CMS: from 500-1000 kHz to 10 kHz

CMS estimates x50 increase in the required HLT processing power for phase 2. Moore's law can lower this estimate by a factor 10.

Where can the missing factor 5 can come from?

- Code/framework improvements
- **New technologies**

![](_page_16_Figure_8.jpeg)

For phase 2 HLT will have to provide a rejection factor

- ATLAS: from 200 kHz to 5-10 kHz
- CMS: from 500-1000 kHz to 10 kHz

CMS estimates x50 increase in the required HLT processing power for phase 2. Moore's law can lower this estimate by a factor 10.

Where can the missing factor 5 can come from?

- Code improvements
- New technologies

ATLAS HLT Inner Detector data preparation and tracking algorithms ported to GPU

18

![](_page_17_Figure_9.jpeg)

# INFN groups involved in R&D activities

#### LHCb

- Bologna: DAQ readout upgrade based on PCIe Gen3
- Padova: HLT based on many-core technologies
- Pisa/Milano: Track pre-processing on FPGA

#### ATLAS

- Roma: Application of GPUs to ATLAS high level trigger (Interface between Athena and GPU, parallelization of L2-Muons algorithms)
- Bologna: Application of GPU/GPU-ARM to online tracking (Inner detector ITK)

#### **Possible collaborations**

- **CNAF** is willing to start an official R&D activity on new architectures; all LHC experiments could benefit in terms of resources and expertise
- In the past LNL contributed to CMS DAQ; any interest for the investigation of new technologies for CMS trigger?

# Ongoing and future projects

**GPU for real-time applications in HEP and medical imaging (GAP)** Call: FIRB 2012 Units: Pisa (PI), Ferrara, Roma

#### **Big Physics Data on Arm and GPGPUs (BAG)**

Call: H2020-MSCA-ITN-2014 Beneficiaries: Cern, University & INFN (PD/BO), ESRF, Funitec, Boston Ltd Partners: ARM, Nvidia

# Summary

High Level Triggers are facing big challenges in view of HL-LHC

- Much higher rates (at higher pile-up)
  - Alice and LHCb will deal with these problems already during Phase1. Current HLT upgrade designs are based on high-speed commercial networks coupled to an efficient usage of many-core technologies.
- Adapt to new technologies
  - Flexible DAQ architectures based on PCIe, to allow for a late decision on network and computing devices (IB/Ethernet, CPU/GPU/MIC,...)
  - Algorithms and frameworks need to be re-designed to allow for parallelism at all levels --> this applies to offline as well, big change in HEP software model.

Interest in many INFN groups (not only HEP) for the application of new technologies to the online selection of events --> room for collaboration and sharing of experience.

BACKUP

![](_page_22_Figure_0.jpeg)

# ALICE trigger system

![](_page_23_Figure_1.jpeg)

- The Central Trigger Processor (CTP) collects trigger inputs from the trigger detectors, computes a decision and sends the read-out signal to all detectors.
- Upon a trigger by CTP, Front-End Electronics (FEE) sends data to *both the DAQ and HLT* --> symmetric interface to the detector readout

Local Data Concentrators (LDCs, commodity PCs) for *sub-event fragments* building

Global Data Concentrators (GDCs, commodity PCs) for *complete event* building

Different run modes (DAQ only, DAQ + HLT w/ and w/o HLT decision) reflecting an increasing usage of the HLT from commissioning up to the operation periods. 13/03/2014 IFD2014

# **GPUs in Alice HLT**

Lessons for the upgrade:

- Not all track reconstruction steps are well suited for GPUs --> best results with a hybrid system, taking advantage from different technologies
- The main tracking algorithm is contained in a common source code for both CPU and GPU versions; the code is included in specialized wrappers for each architecture and processed by the CPU and GPU compiler --> changes to the code are minimized; it is easy to switch from one version to the other
- The general tracker interface allows to use both GPU and CPU tracker within different frameworks: HLT and AliRoot (Alice offline framework for data reconstruction, analysis and simulation) --> the consistency of results between the two versions can be easily checked; online system simulation can run on standard CPUs

![](_page_25_Figure_0.jpeg)

### LHCb: data-flow in the EB

![](_page_26_Figure_1.jpeg)

Figure 3.10: Data-flow in the event-builder server

### LHCb PCIe based readout system

![](_page_27_Figure_1.jpeg)

Figure 3.2: The PCIe based readout system. The PCIe40 readout boards are directly connected to the event-builder PCs through 16-lane PCIe edge-connector.

![](_page_28_Figure_0.jpeg)

### EB + trigger performance – CPU util

![](_page_29_Figure_1.jpeg)

- Aggregated CPU utilization of EB application and trigger is around 46%
- Event Builder execution requires around 6 logical cores
- We are executing up to 18 instances of our Online reconstruction software (Moore)

PC EB performance - Daniel Hugo Cámpora Pérez

ONLINE

25/02/2014

11

### EB + trigger performance – MEM util

![](_page_30_Figure_1.jpeg)

- Event Builder memory utilization is currently 6 GiB
  - Input (generator) and output (filtering) buffers + application

LHCh

DNLINE

25/02/2014

### ATLAS Current trigger

![](_page_31_Figure_1.jpeg)

### ATLAS: HLT in Phase 1 and Phase 2

#### PHASE 1

From 100 kHz from Level-1 to 1 Khz for recording

- No change to the overall dataflow architecture.
- Full calorimetry information available
- Increased use of tracks thanks to FTK
- Adopt offline processing algorithms
- New framework to support concurrent execution at multiple levels

#### PHASE 2

From 200 kHz from Level-1 to 5-10 kHz for recording.

- Redesign of HLT code:
  - whole event reconstruction can be performed by the HLT
  - offline-quality reconstruction for trigger objects
- Exploit new computing hardware --> significant changes to the HLT framework to support execution of algorithms in parallel threads, and to the algorithms themselves to allow deeper parallelisation.

### CMS: HLT in Phase 2

![](_page_33_Figure_1.jpeg)

The DAQ and the HLT will be upgraded for up to 1 KHz into HLT and 10 kHz out to maintain current rejection factor

"Moore's Law" (CPUs, networks, storage) over 10 years suggests that "normal technology improvements" will handle this, including offline.

#### Status of the LHCb trigger

![](_page_34_Picture_1.jpeg)

#### Trigger performance for selected Physics channels

| Hadronic                |                     | Muonic             | Radiative                    |                           |
|-------------------------|---------------------|--------------------|------------------------------|---------------------------|
| mode                    | $D \rightarrow hhh$ | $B \rightarrow hh$ | $B^+ \rightarrow J/\psi K^+$ | $B  ightarrow K^* \gamma$ |
| €(L0) [%]               | 27                  | 62                 | 93                           | 85                        |
| $\epsilon$ (Hlt L0) [%] | 42                  | 85                 | 92                           | 67                        |
| $\epsilon$ (tot) [%]    | 11                  | 52                 | 84                           | 57                        |

![](_page_34_Figure_4.jpeg)

![](_page_35_Figure_0.jpeg)