



SVT-Status

SVT Parallel Sessions - Frascati, March 21- 2012
3rd SuperB Collaboration Meeting



Giuliana Rizzo
Universita' & INFN Pisa



SVT Parallel sessions

Wednesday Mar 21, 9-11	
Introduction	G. Rizzo (PI)
Analog FE for inner layer strips and next pixel submission in Pavia	L. Ratti (PV)
Analog FE for outer layer strips in Milano	L. Bombelli (MI)
FE chip simulation and next pixel submission in Bologna	F. Giorgi (BO)
Wednesday Mar 21, 11:30-13:30	
Next pixel submission activities in Pisa	F. Morsani (PI)
First INMAPS lab tests and beamtest results for analog maps	S. Bettarini (PI)
Update on sensor and fanout design in Trieste	I. Rashevskaya (TS)
Update on activities in UK	A. Bevan (QMUL)
Wednesday Mar 21, 15:00-16:30	
Activities in Valencia	A. Oyanguren (IFIC)
Update on activities in Strasbourg	I. Ripp-Baudot (IN2P3)
Fastsim performance studies	N. Neri (MI)
Discussions on performance studies and SVT SW development	All
Wednesday Mar 21, 17:00-18:30	
Update on background simulation	R. Cenci (Maryland)
SVT Mechanics	F. Bosi (PI)
Update on HDI design and peripheral electronics	M. Citterio (MI)
Discussion on TDR writing	All

SVT – Background Update

- ▶ Many tests done to understand the high SVT rates from Dec. 2011 production
- ▶ Total rates (several sources included) were too high for SVT (not only in Layer0)
 - ▶ Pairs increased a lot w.r.t May 2011: in L0-1-2 +40-20% x2.5-x4 in L3-4-5!!!!
 - ▶ **Some reasons understood and fixed**, but pairs rates still higher than before +20% in inner layers +80% in outer layers (different material in the I.R. is important for external layers)
 - ▶ Touscheck is as high as pair in L1-5. Rad Bhabha not negligible in L3-L5
- ▶ Some sources still to be included and new shielding configuration need to be studied

x5 safety included

Layers	lato	readout pitch	Strip rate kHz	Ratio pairs / total	Ratio rad bhabha / total	Ratio touscheck LER/ total	Ratio touscheck HER/ total
0	1	50	1.21E+03	0.90	0.03	0.06	0.02
0	2	50	1.21E+03	0.82	0.04	0.11	0.04
1	phi	50	7.24E+02	0.58	0.04	0.30	0.07
1	z	100	4.73E+02	0.39	0.04	0.45	0.12
2	phi	55	5.25E+02	0.48	0.05	0.38	0.08
2	z	100	4.54E+02	0.31	0.05	0.52	0.12
3	phi	100	4.19E+02	0.33	0.11	0.47	0.08
3	z	110	2.70E+02	0.23	0.10	0.56	0.11
4	phi	100	9.00E+01	0.35	0.23	0.34	0.08
4	z	210	4.70E+01	0.36	0.20	0.35	0.09
5	phi	100	5.44E+01	0.39	0.21	0.32	0.08
5	z	210	3.08E+01	0.37	0.19	0.35	0.09

Joint Background Workshop with Bellell in Feb. very useful:

- ▶ Discrepancy with Bellell pairs estimate has been solved and our result is still valid.
 - ▶ The factor 15 was due to some “problems” in the initial Bellell value and to some misinterpretation of our results by Belle colleagues. The hit rates expected in Layer0 for both experiments is consistent. SuperB estimate also agrees with measurement performed with SVD Belle data.

Impact of high background on performance


x5 safety
included

- ▶ **Low efficiency due to analog dead time**
 - ▶ Detailed simulation of the analog efficiency performed using info on energy deposited per strip (from Bruno) → ~ 90 % in some layers
 - ▶ Impact of inefficiency on performance can be evaluated with fastsim
- ▶ **High occupancy**
 - ▶ Detailed simulation of hit time resolution performed, with present FE chip configuration, to evaluate minimal time window cut for reconstruction → minimal **offline occupancy** achievable:
 - ▶ ~4-6% in L0-L3 and ~2.5% in L4-5 (x5-x10 w.r.t. BaBar!)
 - ▶ Impact of occupancy on resolution can be evaluated with fastsim
 - ▶ **High occupancy can also affect reconstruction: in BaBar tests done with occupancy x5 showed reconstruction code started to suffer.**
 - ▶ Fastsim as it is cannot be used to evaluate this effect but we need to face the issue of reconstruction in high occupancy at some point.
 - ▶ **Need more manpower on SW! Would like to start the discussion today.**
- ▶ Many tests done to check initial discrepancy in background estimates using fullsim vs. fastsim.
 - ▶ Partly solved, difference anyway expected for the different details implemented.
- ▶ **Fastim tools to study SVT performance in high occupancy almost ready**

SVT-Detector Design and TDR status (I)

Activities almost completed in all areas


- Silicon Sensors: geometry defined and detailed parameters provided for better noise evaluation.
- Fanouts: Layer 1-5 - prototypes in production at CERN ; Layer0 - some details still to be defined.
- FE chip development:
 - Readout architecture simulated (VHDL): 100% digital efficiency achievable even for high Layer0 rates (2 MHz/strip).
 - ▶ Analog channel simulated; shaping time reduction for some layers under evaluation to mitigate background impact:
 - ▶ Shorter shaping time gives
 - lower inefficiency due to analog dead time
 - better hit time resolution and lower occupancy
- FE chip work completed for TDR
- Next step: prepare first FE chip submission with IBM 130 nm - Nov. 2012



SVT-Detector Design and TDR status (II)

- Peripheral Electronics: some progress on definition of HDI components, connectors, copper bus & transition cards.
 - Some work still needed in this area but my feeling is that we can tune the level of details we want to give in the TDR!
- DAQ & FEboard: Electronics load reevaluated with new inputs (new geometry and background rates)
- Performance studies: some work still needed, these results crucial for TDR
 - Performance with nominal & x5 background with triplets & pixel (?)
- Pixel R&D is continuing: INMAPS chip under test now
- Mechanics:
 - Detailed procedure for quick demounting defined (presentation at the Integration session).

•Insert a temporary cage to make SVT/Be pipe more rigid then slide — — — — — ➔
criostats, W conical shields, cage + SVT+Be pipe w.r.t W cylindrical shields



- Complete the TDR work in ~1-2 months, needed only in some areas.
- Tech Board decided for a complete draft of the TDR written by Elba: it needs to be published by Sept. 2012, then reviewed to get significant funding for construction starting in 2014! We need to start now:
 - concentrate on TDR writing: SVT first complete draft by April 13th (SVT-Meeting)
 - review carefully cost estimate and construction schedule (should go in TDR!)

SVT TDR Writing

~ 20 pages in svn


6 Silicon Vertex Tracker	21
6.1 Vertex Detector Overview	G.Rizzo - 12 pages 21
6.2 Backgrounds	R.Cenci - 4 pages 21
6.3 Detector Performance Studies	N.Neri - 6 pages 21
6.3.1 Introduction (<i>about 1/2 page</i>) 21
6.3.2 Impact of Layer0 on detector performances (<i>about 2 pages</i>) 21
6.3.3 Sensitivity studies for time-dependent analyses (<i>about 2 pages</i>) 21
6.3.4 Vertexing and Tracking performances (<i>about 1 pages</i>) 21
6.3.5 Particle Identification (<i>about 1/2 pages</i>) 21
6.4 Silicon Sensors	L. Bosisio - 8 pages 21
6.4.1 Requirements 22
6.4.1.1 Efficiency 22
6.4.1.2 Resolution 22
6.4.1.3 Radiation hardness 22
6.4.2 Sensor design 22
6.4.2.1 Technology choice 24
6.4.2.2 Optimization of strip layout 24
6.4.2.3 Wafer sizes and quantities 24
6.4.3 Prototyping and tests 24
6.5 Fanout Circuits	L.Vitale - M.Prest4+4 pages 24
6.5.1 Fanouts for layer0 25
6.5.1.1 Requirements 25
6.5.1.2 Technology 25
6.5.1.3 Design 25
6.5.1.4 Prototyping and tests 25
6.5.2 Fanouts for outer layers 25
6.5.2.1 Requirements 25
6.5.2.2 Material and production technique 25
6.5.2.3 Design 25
6.5.2.4 Tests and prototyping 25
6.6 Electronics Readout	28 pages 26
6.6.1 Readout chips	V.Re - 10 26
6.6.1.1 Electronic Readout for Strip and Striplet Detectors 26
6.6.1.2 Readout chips requirements 27
6.6.1.3 Readout Chip Implementation 29
6.6.1.4 R&D for strip readout chips 30
6.6.2 Hybrid Design	M.Citterio - 10 31
6.6.3 Data Transmission	M.Citterio - 10 31
6.6.4 Power Supply	- 2 31
6.7 Mechanical Support & Assembly	S.Bettarini/F.Bosi - 14 pages 31
6.7.1 I.R. Constraint 31
6.7.2 Module Assembly 31
6.7.3 Detector Assembly and Installation 31
6.7.3.1 Half Detector Assembly 31
6.7.3.2 Mount L0 on the Be-pipe and L 1-5 on the W Shielding 31
6.7.3.3 Installation of Complete Assembly into the SuperB Detector 31
6.7.3.4 Quick Demounting 31
6.7.4 Detector Placement and Survey 32
6.7.4.1 Placement accuracy 32
6.7.4.2 Survey with tracks 32
6.7.5 Detector Monitoring 32
6.7.5.1 Position Monitoring System 32
6.7.5.2 Radiation Monitoring 32
6.7.6 R&D Program 32
6.7.6.1 Cables 32
6.7.6.2 hybrid 32
6.7.6.3 Inner layer sextant 32
6.7.6.4 Arch modules 32
6.7.6.5 Cones and space frame 32
6.7.6.6 Full-scale model of IR 32
6.8 Layer0 Upgrade Options	G.Rizzo/L.Ratti - 10 pages 32
6.8.1 Technology options 32
6.8.1.1 Hybrid pixels 33
6.8.1.2 Deep N-well CMOS monolithic sensors 34
6.8.1.3 Monolithic pixels in CMOS quadruple well technology 35
6.8.2 R&D activity 35
6.8.2.1 Front-end electronics for hybrid pixels in planar and 3D CMOS technology 35
6.8.2.2 The Apsel DNW MAPS series 37
6.8.2.3 The Apsel4well quadruple well monolithic sensor 39
6.8.3 Radiation tolerance 39
6.9 Services, Utilities and E.S. & H issues	- 8 pages 40
6.9.1 Service and Utilities 40
6.9.2 ES&H Issue 40

backup



Cylindrical
Shielding 1300 Kg

Cylindrical
Shielding 1300 Kg



250 Kg + 150 Kg +
50 Kg
Criostate +
External tube +
Cables

200 Kg
Conical
Shielding

50 Kg +
50 Kg
SVT +
Temporary
Cage

200 Kg
Conical
Shielding

250 Kg + 125 Kg +
50 Kg
Criostate +
External tube +
Cables


Total weight to move for quick demounting \approx 1400 Kg



Quick demounting




Temporary cage space 14 mm



Cable SVT space 20 mm

402,00

Quick demounting



Proprietà di	Controllato da	Autore di	DATA	FILE
Disegnato	Disegnato	Disegnato	2010/04/21	2010/04/21