ETD/Online Summary SuperB Collaboration Meeting LNF, March 2012

<u>S. Luitz</u>, D. Breton, U. Marconi For the ETD/Online Team



3 Parallel Sessions

- 1. Common Items
 - 1. Schroff xTCA for Physics presentation
 - 2. Raffaele Radiation tests of FPGAs (for links)
 - 3. Umberto ROM R&D
 - 4. Gianluigi Power Supplies
- 2. Front-End Electronics / Sub-Detectors
- 3. Trigger, Event Data Chain and TDR discussion
 - 1. Paolo Update on trigger tests
 - 2. Steffen / all TDR planning & discussion



MicroTCA.4 (xTCA for physics)

- Why are enhancements needed to the existing MicroTCA specification?
 - No Rear Transition Module (RTM) for MicroTCA defined
 - Physics applications typically require a large number of I/O cables.

It makes sense to connect them to the rear of the chassis.

- Special clock and trigger topology
 - MicroTCA.0 specifies 3 Clocks and AMC.0 R2.0 specifies 4 Telecom and 1 Fabric Clock on the AMC Module. Physics / measurement applications typically need additional Clocks and Triggers







Schroff

12-slot crate

Results From Serial Links Beam Testing

- Tests with 62-MeV protons at LNS, measured Virtex-5 and Virtex-6 (Xilinx FPGAs) configuration memory cross-section/bit and link design SEUtolerance
- Virtex-5
 - New encouraging results, improvement thank to synergy of TMR + scrubbing + 'hardening by placement'
- Virtex-6
 - configuration cross-section/bit a factor 2 better than V5 family
 - however design performed worse than V5 version, reasons need to be investigated (probably failure not due to configuration errors)
- For a dose rate of 5 kGy/year (Si), 62-MeV proton equivalent

Device	Failures/ year	MTBF (days)	Notes
FPGA V5 – TMR	133	3	Current variation, removed by scrubbing
FPGA V5 – No TMR	407	1	Current variation, removed by scrubbing
FPGA V6	Too many	Too low	
TLK2711-A	33	11	TID effects, unrecoverable failure at 250- 430 Gy
DS92LV18 tx	9.	41	TID effects, current variation
DS92LV18 rx	0.4	1023	TID effects, current variation
DS92LV18 loss-of-lock	2.1	170	TID effects, current variation
DS92LV2421 (tx)	856	0,43	No current variations vs TID

Test of the Texas DS92LV2421 Serializer

- candidate for data links only, huge and variable latency
- very sensitive to radiation (weaker than designs in V5 FPGAs)
- So far, DS92LV18 is (by far) the most reliable device tested
- Next test beam (@LNS, 62-MeV protons) scheduled for July 2012
 - Will focus on Xilinx Kintex-7 FPGA family and optoelectronics

Raffaele

Raffaele Giordano 3rd SuperB Collaboration Meeting, Frascati Mar. 2012

ROM Status





ROM throughput ~ 10 Gb/s 150 kHz × 500 kByte: ~ 60 ROMs

PCIe board DMA PC memory load 10 Gb/s achievable with buffer size ~500 kB









Voltage supply system strategy (INFN Milano-Bicocca)



SuperB, Frascati, March/12

g.pessina

1

Update on HDI design and peripheral electronics



Progress on the definition of the on detector reading chain, still some options open and not all the details defined.

1. The world's smallest size* (width:

Socket

Clips (soldering terminals) at the four corners

Suction face 0.8mm

- Choices are a compromise among:
- data rates, number of lines & where to put serialization
- space is critical for HDI, connectors, copper bus, transition cards



Strip readout architecture under development







PID Electronics

There were 5 presentations dedicated to electronics and integration. Two on PM tests with many very interesting results on cross talk, timing performances, resolution, including results from our colleague of LHCb Rich

FTOF : A 16-channel board based on 3.2GHz-1k analog memory is under test. First results show better than 10 ps resolution. A ps-resolution TDC called SAMPIC is under design and will be submitted next month.

 Barrel : SCATS TDC delivered. Test board nearly finished. Software & Firmware are developed both
(a) LAL Bari and Padova

 Good progress on integration and design of the electronics on the FBLOCK



Analog board with low walk discri, to be coupled with SCATS is under test @LPNHE. The design of the Analog chip PIF started with simulations of some parts.





SCATS ~25 mm2 and test board







Barrel Front End Replacemet





Meeting with Texas Instruments Field Application Engineer to find components candidate for a new Front Ends design with shorter integration time (hundreds of ns instead of microseconds) and shorter shaping time.

- LDO(TPS7A49) to filter and regulate voltage

- Input FET (BF862) CSP OPAMP (LMH6624 100mW alone under decision) Shaper OPAMP (OPA836) Differential driver (THS4521)



EMC



SuperB IFR electronics update: summary slide





being planned to study cumulative effects on SiPM (also with a new readout system by INFN-Bologna) and to evaluate TID effect and SEL rates for present candidate ASICs (EASIROC, RAPSODI ASIC#2 and CLARO)

I N F N

stituto Nazionale di Fisica Nucleare

□ two options for coupling the SiPM signals to the EASIROC ASIC have been tested. Both allowed the SiPM to be located at least 8m away from the ASIC. Acknowledgment to the LAL Omega Group for providing the EASIROC test board

the new "CLARO" ASIC, developed at INFN-Milano Bicocca by Gianluigi Pessina's group, has been successfully tested with signals from a 1mm² SiPM. "CLARO" is also a condidate ASIC for the baseline design of the IFR readout

the development of a new ASIC for SiPM readout complying with the IFR constraints is being planned. It would result from a joint effort of teams from AGH University, INFN Milano Bicocca, Dip.to di Fisica and INFN Torino, Dip.to di Fisica and **INFN** Ferrara

3rd SuperB meeting - LNF March 19-23,2012

usine INEN FE/Dip.Fisica UNIFE



features of the current baseline IFR detector design with "binary mode" Candidate ASICs at present date The CLARO ASIC has been recently tested in Ferrara on a PCB kild out The CLARO was connected to a Sensi. MicroSL-10050-X18 1mm², directly n order to better evaluate the noise performances of the ASIC a digital ise floor was used (Rohde & Schwarz RTO 1044). The SIP! ated by photons from a blue LED and on the CLARC

> INFN and Dipartimento di Fisica di Ferrara (Angelo Cotta Ramusino) TNEN di Milano-Bicacca (Giankiai Pessina Digital blocks (DB): INFN and Dipartimento di Fisica di Torino (Simonetta Marce INFN Srd SuperB meeting - LNF Mar-13-2012 A. Cotta Ramusino for INFN-FE Din Fisica UNIF

> > A.Cotta

Trigger system integration with DC Paole



Trigger: Situation in the CsI (tl doped)

We have received and tested all the Sipm electronics we have developped 32 channels We have now a setup LYSO based (1 crystal) We need now a test matrix to play with ask Bill about it. Unfortunately a MOU is needed.



Event Data Chain Implementation

- Proposed implementation:
 - Push architecture
 - Minimum demands on ROM "intelligence"
 - FCTS determines flow control and event routing
 - Timestamp / MDI
- Discussion of error detection, handling and recovery
- Question about total event size
 - Don't want it to grow beyond 200kB! At least for permanent logging







TDR Planning



- ETD/Online Outline (official name: ETD/ONLINE)
 - ETD/Online introductory paragraph in the main introduction chapter.
 - Then 2 dedicated chapters:
 - ETD/Online (with 3 major sections)
 - Requirements and design philosophy
 - Event data chain: Trigger, DAQ, Event Builder, HLT and data logging
 - Support services (ECS, DCS, monitoring, run control, etc.)
 - Electronics
 - description of the hardware implementation of electronics.
- Draft by Elba meeting
- Review names and assignments
 - Who is on board and who is not?
- Conveners will send out "instructions"
- Hope to have first draft (collection of contributions in ~ 1 month from now)

