




Requirements

- $BW \approx 350 \text{ MHz}$
- $Gain \geq 5 \text{ mV/fC}$
- $Noise \leq 2000 \text{ e rms}$

$BW \approx 350 \text{ MHz}$	Z_{IN} decoupling Preamp Amplifier Buffer_Daq Buffer_Trig	BFP740 SiGe Transistor (BW > 10 GHz) MAX3658 (BW $\geq 350 \text{ MHz}$) CLC1606 (BW $\geq 1 \text{ GHz}$ @ G = 2) CLC1606 (BW $\geq 1 \text{ GHz}$ @ G = 2) THS4503 (BW $\geq 370 \text{ MHz}$ @ G = 1)
------------------------------	---	---

**SCHEDULE**

Schematic	OK
Layout	14/09
Prototype	05/10
Production	19/10



Main Features

- VME mechanics
- 8 channels
- Single-ended output
- Differential output
- BW > 500 MHz