

# A Fast Readout Algorithm for Cluster Counting/Timing Drift **Chambers on a FPGA Board**



L. Cappelli<sup>(b)</sup>, P. Creti<sup>(a)</sup>, F. Grancagnolo<sup>(a)</sup>, A. Pepino<sup>(a)</sup>, G. Tassielli<sup>(a,c,d)</sup>

(a) Istituto Nazionale di Fisica Nucleare, Lecce, Italy (b) Università di Cassino e del Lazio Meridionale, Italy (c) Fermilab, Batavia, Illinois, USA (d) Università G. Marconi, Roma, Italy



# **ABSTRACT**

A fast readout algorithm for Cluster Counting and Timing purposes has been implemented and tested on a Virtex 6 core FPGA board. The algorithm analyzes and stores data coming from a Helium based drift tube instrumented by 1 GSPS fADC and represents the outcome of balancing between efficiency and high speed performance. The algorithm can be implemented in electronics boards serving multiple fADC channels and used as an on-line preprocessing stage for signals coming from drift chambers.





- The number of peaks found must be at the correct time.
- The peak amplitude value is corrupted by the noise.
- The peaks hidden by the noise are not taken into account for efficiency calculation.



HITTITE HMCAD1511 Analog to Digital Converter	
Resolution (bit)	8
Sample Rate (MBPS)	1000 (single channel) 500 (dual channel) 250 (quad channel)
Power Dissipation (mW)	710
SNR (dBFS)	49.8
Output	LVDS / RSDS
ENOB	> 7.5 up to 16X gain



• Speed Grade: -1

Pin Count)

MII)

• USB to Uart Bridge

• PCI Express x8 Edge Connector

### Target Device Under Test Use Function Function

FPGA (Field Programmable Gate Array) Virtex6

• ML 605 base board with FPGA: XC6VLX240T-1FFG1156

• FMC connectors: HPC (High Pin Count) and LPC (Low

• System ACE CF with 2GB Compact FLASH (CF) card

• 10/100/1000 tri-speed Ethernet (GMII, RGMII, SGMII,

• Input/Output Clock Max Switching Freq.: 710 MHz

• SMA connectors for external clock (differential)

• 66 MHz Socketed Oscillator (single-ended)





ChipScope<sup>™</sup> Pro tool inserts logic analyzer, system analyzer, and virtual I/O low-profile software cores directly into HDL design, allowing to view any internal signal or node.

Signals are captured in the system at the speed of operation and brought out through the programming interface.

Captured signals are then displayed and analyzed using the ChipScope Pro Analyzer tool.

# **CONCLUSIONS**

A cluster timing algorithm has been developed on a Virtex 6 FPGA to implement peak detection of signals coming from a drift chamber. A VHDL code and a hardware setup, which includes a fast 1 GSPS fADC and a ML605 board, is proposed to acquire pre-amplified signals. The proposed algorithm shows good results both on simulated signals and on the realistic ones. Code optimizations to maximize peak counting efficiency are currently under development. Once the entire chain is fully tested and the VHDL code optimized, we plan the design of a VME board able to read at least four fADC channels.

## REFERENCES

[1] L.Cappelli, P.Creti and F.Grancagnolo, "A Cluster Timing Algorithm for drift chambers readout electronics", 4° IEEE International Workshop on Advances in Sensors and Interfaces (IWASI), Savelletri di Fasano, Italy, 28-29 June 2011. [2] IEEE Std1076, 2000 Edition IEEE Standard VHDL Language Reference Manual [3] Xilinx Virtex 6 Family Overview [4] Xilinx ML605 Hardware User Guide [5] Xilinx Virtex6 FPGA Data Sheet: DC and switching characteristics [6] Hardware User Guide High speed, Low Power Analog-to-Digital Converter Evaluation Kits EKIT01-HMCAD1510, HMCAD1511, HMCAD1520. [7] Hittite Microwave Corporation HMCAD1511 HIGH SPEED MULTIMODE 8-BIT 30 MSPS TO 1 GSPS A/D CONVERTER datasheet. [8] Xilinx ChipScope ILATools Tutorial [9] PeakFit, http://www.sigmaplot.com/products/peakfit/peakfit.php

**<u>REALISTIC SIGNALS</u>** coming out from drift tube. Preliminary evaluation comparing the peaks found by the algorithm with those recognized by peak separation and analysis software (PeakFit).



when the signal dynamics changes (peak rise time slower than expected) the peak finding condition maybe not satisfied. The possibility of taking into account more than 3 consecutive samples will be pursued as a further evolution of the algorithm.