



Testing Rad-Tolerance of Serial Links Based on Xilinx FPGAs with a SEU Emulator

A. Aloisio, R. Giordano

Physics Dept. - University of Napoli "Federico II" and INFN Sezione di Napoli, Italy

email: aloisio@na.infn.it, rgiordano@na.infn.it

SuperB

Outline

- Present (foreseen) architecture of fast links
- Benefits of homogeneous FPGA<->FPGA links
- FPGAs and radiation issues
- SEU emulation for tests in lab.
- Test bench architecture
- Error results and recovery strategies
- SEU->bit-flip cross-section and link error estimate
- Conclusions



Present Architecture of SuperB Links

- In the present ETD architecture, fast links can be divided in two types:
 - Symmetrical links for transfers in the offdetector area: FPGAs on both sides of the link
 - Hybrid links for transfers to and from the detector: standalone serdeses ondetector and FPGAs off-detector
- for further details see white paper







Can We Use FPGAs On-Detector ?

- S-RAM FPGAs traditionally excluded from radiation areas
 - Configuration is stored in a static RAM
 - Static RAM is sensitive to single event upsets (SEUs) => bit-flips
 - A bit flip in the configuration memory might change design functionality
- This problem can be mitigated by correcting the configuration
- Mid-range Xilinx FPGAs include tools for error detection and correction



What if FPGAs Could be Used

- The fast link sub-system will be dramatically simplified: we would only have symmetrical links! (FPGA<->FPGA)
- No constraints imposed by line encodings of standalone SerDeses (i.e. start/stop bits of DS92LV18 and 8b10b coding TLK2711-A)
- Just one type of links, protocol and line coding customized to ETD requirements
- Fixed-latency proof and thoroughly tested
- Artix-7: cheap Xilinx FPGAs (~ 40\$) with ~ 8 embedded SerDeses (GTPs)
 - More than one link per chip
 - Data-rates up to 3 Gbps on all links (including FCTS)
 - a (actually SerDes could go even faster : 6.6 Gbps)
 - # of links could be halved or better



Need to Estimate Rad-Tolerance

Two kind of issues :

SEUs

- Total Ionizing Dose (common to all ICs)
 - Logic errors

Lab test (SEU Injector)

Configuration errors

Beam test

- However, configuration SEUs have been largely over-estimated in the past: they rarely impact the design functionality
- In this talk we will not cover logic errors, they are common to every digital device

Device

- Xilinx Virtex 5 LX50T
 - Includes high-speed SerDeses



- Tested by Xilinx, NASA, Lawrence Berkeley Lab. and Los Alamos Lab.
- Embeds configuration CRC with ECC blocks and partial reconfiguration capabilities
- Two versions: rad-hard (70k\$) and industrial (400\$) (we focus on the latter, guess why)



Device Facts

- Configuration size 11.37
 Mbits
 - CLBs&routing ~ 9 Mbit
 - IOB, DSP, BRAMinterconnect ~ 2.37 Mbit
- Clock cycles per Readback 355,190
- Readback time 7.1 ms (at 50 MHz)







Emulating Configuration SEUs

- Investigate impact of configuration SEUs on design functionality
 - Flip configuration bits by means of internal configuration access port (ICAP)
 - Optional error correction thank to integrated CRC calculator and ECC (FRAME_ECC)
- Programmable integrated controller:
 - SEU generation without correction (error accumulation)
 - SEU generation and on-the-fly correction
- Custom design derivative of a Xilinx core (so called SEU Controller)



Benchmark Design

- Serial Link running at 2 Gbps (compatible with the TLK2711-A)
 - 16-bit parallel words (18-bit including control bits)
 - 100 MHz parallel clock
 - a 8b10b encoding
 - Explicit lock flag
- Dummy Logic on Tx and Rx parallel datapath to observe realistic SEU effects
 - 2x 16 levels of 18-bit registers and combinational logic
- SEU Controller
- Resource Occupation
 - GTPs : 1 (10%)
 - Slices: 376 (5%)
 - FFs: 926 (3%)
 - LUTs: 980 (3%)
 - □ BRAM: 1 (1%)

- □ PLLs: 1 (16%)
- Clock Buffers: 6 (18%)
- □ IOBs: 47 (10%)





Tester Board



- Two identical off-the-shelf boards (Xilinx ML505) used for implementing the tester and the Design Under Test (DUT)
- Data pattern stored in the FPGA firmware
- TX and RX sections of the benchmark link design are tested independently and simultaneuosly
- Console IO
 - Status and errors are logged on a console handle by an embedded micro



V5LX50T Test Bench





SEU Accumulation Test Results

- SEU generated at 20 Hz
- We measured # of SEUs before failure
- On average 2250 SEUs needed to observe BERT errors





- Node open, stuck@GND or @V_{DD}?
- Missing clock? (for 'whole bus stuck' errors)

🛐 Crimson Editor - [C:\giordano\Terminals\run0 💷 💷	23
Ele Edit Search View Document Project Tools	
Macros Window Help	a v
	<u> 9</u>
ø putty.log	
Jp time 0027	
ILK2GTP Words 00089E7D0C84 Errors 0000	
GTP2TLK Words 00089E7CC4B2 Errors 0000	
Received Expected	
TLK2GTP Error W 0091ED C 0091CD T 2517551E	
TLK2GTP Error W 00A06D C 00A04D T 25175520	
ILK2GTP Error W 002C2B C 002C0B T 25175521	
TLK2GTP Error W 002D2B C 002D0B T 25175523	
TLK2GTP Error W 00F630 C 00F610 T 25175524	
ILK2GTP Error W 000961 C 000941 T 25175526	
TLK2GTP Error W 0095A5 C 009585 T 25175527	
ILK2GTP Error W OOE13E C OOE11E T 25175529	-
	▶t
Ready 38	5, Ci 🖽
Crimson Editor - [C:\giordano\Terminals\run	
File Edit Search View Document Project Tools	
Macros Window Help _	8 ×
0 📽 🖫 🖬 🖬 🕼 🕼 🖁 🔝 🗠	
□ 🔊 🖧 🛍 🖬 🕼 🚭 🗟 👗 🐿 🛍 으 으 ● BERT.log	
□ 2 1 1 1 1 1 1 1 1 2 1 1 2 2 2 1 1 2 2 2 1 2 2 2 1 2 2 2 1 2	
D BERT.log Up time 0013 TLK2GTP Words 000432F4ECC0 Errors 0000 GTP2TLK Words 000432F4ECC0 Errors 0000	•
D BERT.log Up time 0013 TLK2GTP Words 000432F4ECC0 Errors 0000 GTP2TLK Words 000432F4CCD6 Errors 0000	
D BERT.log Up time 0013 TLK2GTP Words 000432F4ECC0 Errors 0000 GTP2TLK Words 000432F4CCD6 Errors 0000 BER Test Received Expected	
□ □	
□ □	B E
□ □	B B B 9
DERILOG Up time 0013 TLK2GTP Words 000432F4ECC0 Errors 0000 GTP2TLK Words 000432F4CCD6 Errors 0000 BER Test Received Expected TLK2GTP Error W 02FCC5 C 00CCC5 T 0C68E356 GTP2TLK Error W 00C5BC C 01C5BC T 0C68E355 GTP2TLK Error W 03FFFF C 0055DA T 0C68E355 GTP2TLK Error W 000000 C 002000 T 0C68E355	B B E 99 1
DERILOG Up time 0013 TLK2GTP Words 000432F4ECC0 Errors 0000 GTP2TLK Words 000432F4CCD6 Errors 0000 BER Test Received Expected TLK2GTP Error W 02FCC5 C 00CCC5 T 0C68E356 GTP2TLK Error W 00C5BC C 01C5BC T 0C68E356 GTP2TLK Error W 03FFFF C 0055DA T 0C68E355 GTP2TLK Error W 03FFFF C 002000 T 0C68E355 TLK2GTP Error W 03FFFF C 000002 T 0C68E355	B B E 99 1 A
□ □	B B E 99 1 A 2
□ □	B B C C C C C C C C C C C C C C C C C C
□ □	B B E 99 1 1 A 2 B 3 3 5 5
□ □	B B E 99 1 A A 2 B B 3 5 C T
D D D D D D D D D D D D D D D D D D D	B B E 99 1 A A 2 B B 3 3 C T T 6



SEU Generation&Correction Results

- SEUs generated at 1 Hz (due to limitations of the original Xilinx SEU controller)
- Measured # of (generated&corrected) SEUs before failure
- On average ~ 400 SEUs needed to observe BERT errors
- Very likely the difference is due to reconfiguration=>even correctly working blocks are affected



Recovery Strategies



Reconfigure the FPGA at regular intervals, e.g. once a day, no matter what



Emergency maintenance

Scheduled maintenance

Reconfigure as soon as the service can be interrupted, e.g. exploit any reset or power-cycle of the link to reconfigure



- Repair-while-running
 Partial reconfigure as soon as
 - Partial reconfigure as soon as the error is detected, even if the link is working => interruptio of service, i.e. dead time



Configuration Bit-flip Cross-section

- V5LX50T device
 - Die size = 1.4 cm^2
 - p @ 62MeV : σ = 6.4·10⁻¹⁴ cm²/bit, see [1]
 - Effective x-section is designdependent
 - For our benchmark design $\sigma_{eff} = \sigma \cdot 10^{-2}$ according to Xilinx guidelines
 - 0.5 kGy(Si)/year (a) => 4.3.10¹¹ protons/year on device
- #sys.failures/year = 125 (on average)
- Expected one link failure every 3 days (only configuration failure)

Reference:

[1] Quinn et al., Proceedings of 2007 IEE Radiation Effetcs Data Workshop, Page(s): 177-184

Note:

(a) Estimated by R. Cenci, INFN Pisa

Raffaele Giordano SuperB Kick-Off Meeting, Elba May 2011 X-ray image Package





FPGA Board for Beam Test



- FPGA board for beam test design completed, presently under manufacturing
 - Compatible with the Xilinx ML505 board used for the presented lab. tests (implements sub-set of features)
 - SMAs for clocking and serial IO
 - No active components
 - 4-wires connectors for current sensing power supply
- SFP cage for optional testing of opto-electronics



Conclusions

- Encouraging results: failure rate due to configuration upsets seems tolerable
- Test on beam scheduled on July 10th at LNS (Catania, Italy) will provide us with precious information about Xilinx FPGAs
- Design of test board for V5LX50T FPGA completed, presently under manufacturing
- Need for TID tests, likely at ENEA, La Casaccia
- Logic error mitigation (TMR, fault-tolerant FSMs)
- If FPGAs could be used on-detector, a completely new scenario will open for fast links implementation



Back-up Slides



Quick Facts

- $\rho_{Si} = 2.3 \text{ g/cm}^3$
- (dE/dx)_{p@60MeV} in Si = 1.8 MeV/mm (or 600 keV in 300 μm)
- $\sigma = (1 / F) * n_{errors}$