# Front-End Analog Cell for Hybrid Pixel Sensors and First Measurements on Apsel5T chip

<u>G. Traversia</u>, L. Gaioni<sup>b</sup>, A. Manazza<sup>b</sup>, M. Manghisoni<sup>a</sup>, L. Ratti<sup>b</sup>, V. Re<sup>a</sup>, V. Speziali<sup>b</sup>



<sup>a</sup>Università degli Studi di Bergamo and INFN Pavia

<sup>b</sup>Università degli Studi di Pavia and INFN Pavia



![](_page_0_Picture_6.jpeg)

![](_page_0_Picture_7.jpeg)

![](_page_0_Picture_8.jpeg)

## SVT layer0 options for SuperB

#### > Design of the SVT layer0 at SuperB has to comply with severe requirements

> large background, >5 MHz, small thickness, <1% X<sub>0</sub>

> Striplets

#### > Hybrid pixel detectors

presently the baseline solution for the TDR

 $\succ$  a 130 nm CMOS front-end chip (32x128) submitted in September

 $\succ$  fine pitch (50  $\mu m$ ) bump bonding (IZM, Munich) with a 200  $\mu m$  thick pixel detector (FBK-irst, Trento)

#### > Deep N-well CMOS monolithic sensors (DNW-MAPS)

> extensive R&D ongoing in a 130 nm CMOS process, Apsel4D1 and small matrices tested on the PS beam at CERN in July 2009 (see talk by S. Bettarini)

characterization of last prototype Apsel5T is ongoing

#### > Vertically integrated DNW CMOS monolithic sensors

>Apsel-like prototype designed and submitted for fabrication in a 3D process

![](_page_1_Picture_13.jpeg)

### Analog cell for hybrid pixel sensors: specifications & constraints

Analog current ≈ 2uA/pixel => minimize AVDD drop
 Analog power ≈ 0.1W/cm<sup>2</sup>
 Power consumption for digital section dominates ~ 1W/cm<sup>2</sup>

- ➢ Pixel capacitance ≈ 100fF
- ➤ I<sub>leak</sub> ≈ 200fA

Shaping time ≈ 100ns (return to baseline < 3us => minimize dead time during which the cell is blind)

- ➤ Charge/pixel (MPV) ≈ 16000-4000 e-/pixel
- > S/N ≈ 25 for minimal charge (S=4000e- => ENC≈160e-)
- Analog channel + in-pixel digital-logic
  + structures for testing FE chip
  w/o sensors in 50x50um<sup>2</sup>
- STM 130nm CMOS technology
- > 6+1 metal layers
- No MIM CAPs allowed

![](_page_2_Picture_11.jpeg)

![](_page_2_Figure_13.jpeg)

![](_page_2_Figure_14.jpeg)

### Analog cell for Hybrid Pixel Sensors: Main design features and simulations

![](_page_3_Figure_1.jpeg)

Qin [ke-]

- >  $I_{AVDD} \approx 2.1 \text{ uA}$ , power dissipated  $\approx 2.5 \text{uW/ch}$
- Charge sensitivity ≈ 50mV/fC
- ➤ Fast peaking time ≈ 100ns
- ENC=150e- @ C<sub>D</sub>=100fF (170e- @ C<sub>D</sub>=150fF, 200e- @ C<sub>D</sub>=200fF)
- > Threshold dispersion  $\approx$  350e- (190e- from the PA, 290e- from the discriminator)
- > The recovery time increases linearly with the signal amplitude
- Cinj for external calibration (no internal pulser) included
- High frequency noise contribution has been reduced limiting the PA bandwidth

![](_page_3_Picture_10.jpeg)

## Return to the baseline of the analog output

#### Fast return to the baseline to minimize the dead time of the pixel

![](_page_4_Figure_2.jpeg)

Qin [ke-]	∆T [us]	
30	≈ 1	
60	1.4	
80	1.7	
90	≈ 2	
120	2.4	
150	2.8	
180	3.2	
200	3.6	

Simulated with reference  $V_{\rm feed}\,$  integrated in the cell

![](_page_4_Picture_5.jpeg)

## Cell layout

![](_page_5_Figure_1.jpeg)

## Post-layout simulations

![](_page_6_Figure_1.jpeg)

![](_page_6_Picture_2.jpeg)

## Parasitic capacitance extraction

Digital signals toward IN	Parasitic cap. [aF] StarRCXT	Parasitic cap. [aF] Raphael	
LATCH_ENA <sub>d</sub>	89.6	12	
INJ_MASK_OUT<7>d	52.2	40	
PIX_DATA <sub>d</sub>	14.4	-	
LN_FAST_OR <sub>d</sub>	14	-	
INJ_MASK_OUT<0>p	40	52	

![](_page_7_Picture_2.jpeg)

## Leakage current effects

Leakage current foreseen ≈ 200fA Baseline offset @ 2pA ≈ 0.02mV Noise increase @ 2pA ≈ 2-3 e-

![](_page_8_Figure_2.jpeg)

![](_page_8_Picture_3.jpeg)

X SuperB Workshop - SLAC National Accelerator Laboratory, October 6 2009

## Performance wrt temperature

Temperature [°C]	ENC [e-] @ C <sub>D</sub> =100fF	Charge sensitivity [mV/fC]	Baseline PA [mV]	Analog power [µW]
27	150	48	174.3	2.55
40	165	47.3	158.6	2.94
50	178	47	146.4	3.22

> The threshold voltage falls with increasing temperature. The slope is usually in the range of  $-0.5mV/^{\circ}C$  to  $-4mV/^{\circ}C$ .

![](_page_9_Picture_3.jpeg)

## Apsel5T

#### **Motivations**

> Scaling to larger matrix size (128x128 or 320x80) dictates to remove the shaper stage to make room for additional macropixel private lines

> Shaper less front-end makes it possible to reduce the pixel pitch (from 50x50um<sup>2</sup> to 40x40um<sup>2</sup>)

> Optimized cell with <u>satellite N-wells</u> surrounding PMOS competitive N-wells in APSEL5T  $\Rightarrow$  Efficiency ~ 99% (from TCAD simulations). Beam test results of APSEL4D show a ~90% efficiency, which agrees very well with TCAD simulations

> Metal shielding between analog and digital voltages improved and made compatible with a large matrix

#### Main design features

![](_page_10_Figure_7.jpeg)

![](_page_10_Picture_8.jpeg)

## Deep N-Well CMOS MAPS

![](_page_11_Figure_1.jpeg)

- In triple-well CMOS processes a deep N-well is used to shield Nchannel devices from substrate noise in mixed-signal circuits
- DNW MAPS is based on the same working principle as standard MAPS

- Classical optimum signal processing chain for capacitive detector can be implemented at pixel level
- The collecting electrode (DNW) can be exploited to obtain higher single pixel collected charge
- ➤ A charge preamplifier is used for Q-V conversion → gain decoupled from electrode capacitance
- ▷ DNW may house NMOS transistors and using a large detector area, PMOS devices may be included in the front-end design → charge collection efficiency depends on the ratio between the DNW area and the area of all the N-wells (deep and standard)

![](_page_11_Picture_8.jpeg)

## Apsel5T

M1: 3x3 matrix with all the analog outputs available, injection capacitance for the central pixel, sensor layout version 1. 4 NW-P-int. NW-pepi diode for radiation hardness tests. 3 different geometries implemented.

![](_page_12_Picture_3.jpeg)

M1: 3x3 matrix with all the analog outputs available, injection capacitance for the central pixel, sensor layout version 2. M3: 8x8 matrix with a row-by-row sequential readout. Injection capacitance and analog output available on pixel 17. Sensor layout version 1 in the left 8x4 matrix and version 2 in the right 8x4 matrix. 5 bit DAC

## **Pixel layout**

Area sensore: 410um2 Area NW-PMOS: 70um2 Fill Factor: 0.85 Cap. sensore ≈ 220fF

Area sensore: 480um<sup>2</sup> Area NW-PMOS: 70um<sup>2</sup> Fill Factor: 0.87 Cap. sensore ≈ 270fF

![](_page_13_Figure_3.jpeg)

### Vout vs Vfbk, Noise and Charge Sens. Measurements

![](_page_14_Figure_1.jpeg)

![](_page_14_Picture_2.jpeg)

X SuperB Workshop - SLAC National Accelerator Laboratory, October 6 2009

### Laser measurements

Response of the preamplifier outputs of the
 3x3 matrices (the position of the laser is such to
 obtain the maximum amplitude)

> As shown in the previous slide there is a wide variation in the peak amplitude and in the return-to-baseline time

> Variations of the process parameters of the feedback network transistors could explain this effect

![](_page_15_Figure_4.jpeg)

![](_page_15_Figure_5.jpeg)

![](_page_15_Picture_6.jpeg)

## Monte Carlo simulations

![](_page_16_Figure_1.jpeg)

#### Apsel5T submitted

M26, W/L=0.15/0.4 M27, W/L=8/0.18

Peak value	
Mean: 98mV	
Std dev: 6.4mV	
Width @ 25mV	
Mean: 2.77us	
Std dev: 1.43us	

![](_page_16_Picture_5.jpeg)

## Monte Carlo simulations

![](_page_17_Figure_1.jpeg)

![](_page_17_Picture_2.jpeg)

## Laser scan: Matrix M1

 Charge collected by the central pixel of M1 matrix as a function of the laser position

 $\succ$  5um step in X and Y

> The layout of the n-well layers and the dimension of the pixel pitch has been superimposed (exact position unknown)

>  $\sigma_{xy}$  of the laser ≈ 20um

> The amount of charge that is deposited has not been calibrated

> The main purpose of this measurement is to show the relative charge collection versus position

![](_page_18_Figure_7.jpeg)

![](_page_18_Picture_8.jpeg)

## Laser scan: Matrix M1

![](_page_19_Figure_1.jpeg)

## Laser scan: Matrix M2

![](_page_20_Figure_1.jpeg)

## Laser scan: Matrix 2

 Same plot but with color palette between 800e- and 400e-

Yellow and red zone with square shape: larger than M1

More than 500e- collected over about 40x40um2

White color for charge collected below 400e-

![](_page_21_Figure_5.jpeg)

![](_page_21_Picture_6.jpeg)

## Metal3 and Metal4 shields

 $\succ$  We used M3 and M4 to distribute analog and digital power and to shield the sensor from the digital activity

 $\succ$  We routed M5 and M6 lines (as digital routing) above the sensor in different positions to test the shields

![](_page_22_Figure_3.jpeg)

![](_page_22_Picture_4.jpeg)

## Metal3 and Metal4 shields

![](_page_23_Figure_1.jpeg)

![](_page_23_Picture_2.jpeg)

## Cross-talk or something else

![](_page_24_Figure_1.jpeg)

green: CLR\_b di M3 of row\_enable\_x

red: out17\_M3 (not dependent on LAT\_EN of M3)

The red signal is present (in both chip2 and chip3) at all the analog outputs available of the chip (9 of M1, 9 of M2 and out17\_M3)

It is not a capacitive coupled signal.

Dependent on the test set-up? Apsel5T has to be measured with a new test board.

Could be due to a drop of the analog ground.

5us delay with respect to CLR\_b signal (not present at the falling edge of CLR\_b). Not present every time there is CLR\_b.

![](_page_24_Picture_9.jpeg)

# DNW MAPS in 3D CMOS technology

First guideline: separate analog from digital section to minimize cross-talk between digital blocks and sensor/analog circuits

![](_page_25_Figure_2.jpeg)

Tier 1: collecting electrode (deep N-well/P-substrate junction) and analog front-end and discriminator

Tier 2: digital front-end (2 latches for hit storage, pixel-level digital blocks for sparsification, 2 time stamp registers, kill mask) and digital back-end (X and Y registers, time stamp line drivers, serializer)

![](_page_25_Picture_5.jpeg)

## Test structures chip layout: bottom and top tiers

![](_page_26_Figure_1.jpeg)

![](_page_26_Picture_2.jpeg)

### Small test structures

Analog (bottom) tier

![](_page_27_Figure_2.jpeg)

![](_page_27_Picture_3.jpeg)

## 8x32 matrix with data driven readout

#### Analog (bottom) tier

![](_page_28_Figure_2.jpeg)

### From R. Yarema's talk (TWEPP 09, Sept. 21-25)

## Timeline

- First Designers meeting held Dec 11, 2008
- Subsequent meeting in February, March, and May 2009
- All designs initially submitted by mid May
  - Continuous checking of designs by Tezzaron and Fermilab identified numerous problems
    - Inconsistent layer map tables between designs
    - Different DRC violations found with Assura, Calibre, and Magma
    - Non uniform bond interface across all subreticules
    - Via size confusion related to 2 top metals
    - Non mirroring of design in frame
    - Adding of high resistance poly option
    - Computer system crashes at Tezzaron
    - Problems with MicroMagic and Magma
    - Satisfying/answering all of Chartered's questions
  - Items changed during review process
    - Dummy fill program
    - Via density rule
    - Newer DRC versions uploaded.
- Masks started for 31 wafers
- 8 weeks for wafer fabrication.
- 4 weeks for 3D assembly

Topical Workshop on Experiments for Particle Physics

![](_page_29_Picture_23.jpeg)

### Conclusions

In R&D activity for the LayerO of SuperB three different approaches are being followed

> We have submitted a 32x128 matrix for hybrid pixel detector (fine pixel pitch 50x50um2) in a planar 130nm CMOS technology (STMicroelectronics)

> Latest version of Apsel family chip (Apsel5T) has been fabricated in a planar 130nm DNW CMOS technology (STMicroelectronics) and the characterization of the chips are in progress

First prototype of an Apsel-like chip has been submitted for fabrication in a 130nm vertically integrated (3D) CMOS technology. The mask fabrication has started. Delivery of the chips is expected for December 2009. Test activity is planned for January 2010.

![](_page_30_Picture_5.jpeg)