

Strip layers design: first considerations

Lorenzo Vitale on behalf of the Trieste SuperB group:
M.Bomben, L.Bosisio, P.Cristaudo, L.Lanceri,
I.Rashevskaya, A. Starodubtsev
University and INFN Trieste


Summary

- Introduction
 1. SVT Baseline geometry
 2. Background studies
 3. Front end chip candidate: FSSR2 from BTEV
- Can FSSR2 stand the bkg rate? @ L1 still around $0.7-1.0 \text{ Mhz/cm}^2$
- Is its signal-to-noise adequate for the external layers?
- Conclusions

Geometry

- The baseline is to assume BaBar SVT with two main modifications:
 - Symmetrical layout
 - Angular coverage down to 300 mrad FW and BW

SVT Baseline Geometry




Coverage down to 300 mrad FW and BW

Plot from Nicola Neri

Background Studies

- Riccardo Cenci made a full simulation study (Bruno) with 40k events from the main know background (pair production) with this geometry and 5 configurations:
 1. BP (Beam Pipe) close to L0, BP inner radius is equal to the inner L0 one minus 3 mm (BP thickness + clearance + pin-wheel average)
 2. like black one, with the gold foil moved from BP to inner L0 surface
 3. BP inner radius fixed at 10mm
 4. like green one but the gold foil moved on inner L0 surface
 5. like black but the gold foil is both on the BP and on L0 inner surface

Hit Frequency for pair production (from Riccardo Cenci)



SuperB Front end chip candidate


In the CDR we identified the second release of the Fermilab Silicon Strip Readout chip (FSSR2) as a good candidate for the L1-5 silicon strip detectors (also L0 triplets).

The chip was developed by **Fermilab** (**Digital**: R. Yarema, J.Hoff, A. Mekkaoui) and **INFN-Pavia** (**Analog**: V. Re, M. Manghisoni, L. Ratti)

- FSSR2 is **completely data driven** and data-push (zero suppression) and it can also allow direct use of the detector info in the trigger
- 128 analog channels, but no analog storage, only digital output for **fast data output**: address, time, and 3 bit amplitude information for all hits above threshold

FSSR2

Input pads with 50 um pitch




FSSR2 characteristics

- Settable Thresholds and masking channels
- 3 bit flash ADC
- Internal pulser for **calibration**
- **Tolerance to total ionizing dose (5 Mrad)** and specially designed registers to mitigate Single Event Upset (SEU) effects
- Power ~ **4 mW/channel** (In BTeV front end electronics cooled to $\sim -5^{\circ}\text{C}$)
- Design spec's:
 - **ENC < 1000 e rms @ CD=20 pF**
 - **Threshold dispersion < 500 e rms**

FSSR2 programmable options

- 4 Shaping Time ST (65, 85, 100, 125 ns)
- Gain (two values)
- Internal BaseLine Restorer (BLR) selectable
- Data to be read out can be split in 2, 4 or 6 parallel lines (2x, 4x, 6x faster rate)
- Few other (not all well understood)

FSSR2 Block diagram



Core circuitry:

- 128 analog channels
- 16 sets of logic, each handling 8 channels (16 "Column State Machines" handling 8 pixel Cells)
- Core logic with BCO counter (time stamp) Command State Machines (4 per Column?)

Programming Interface (PI):

- Programmable registers
- DACs

Data Output Interface:

- Communicates with core logic
- Formats data output
- Same as BTeV FPIX2 chip

FSSR2 digital readout: two State Machines handled by two external Clocks

- BCO clock
 - 396ns BCO* period (2.5MHz), but 132ns (7.5MHz) was also fully supported
 - To program registers and in “Command State machine” logic
- *@BTeV BCO true time between beam crossings
- Readout Clock (untied)
 - up to 70MHz + up to 6 parallel LVDS lines allows data output rate up to 840 Mbit/s
 - in “Column State machine” logic (1 column = 8 channels/strips)


FSSR2 Performance Studies

The present knowledge about FSSR2 is based on:

- BTeV documentation: design, simulation studies, laboratory tests in Milano/Pavia (luckily Pavia/Bergamo are still with us)
- Experience in Trieste for SuperB, starting in 2007 with the INFN SLIM5 collaboration:
 - Telescope and Triplet Detectors modules, used already in 2 beam tests
 - first usage to read negative signals (operated successfully, with two drawbacks: higher noise and a delay)
 - not yet occupancy studies (planned)

SLIM5 results for triplets+FSSR2

Slim5 collaboration developed double sided strip telescope and triplet detectors, all readout with FSSR2 chip, with encouraging results in a beam test @ CERN PS (Sep. 2008).



Hit efficiency
above 98%
(almost 100% for
the telescope)

Can FSSR2 stand the bkg rate?

INTERNAL LAYERS CONSTRAINTS: OCCUPANCY FROM BACKGROUNDS

Can the FSSR2 stand the SuperB bkg rate expected in Layer 1?

- In Layer 1 we can expect a FSSR2 chip occupancy up to 7.5%:


Assuming bkg rate of 1MHz/cm^2 , 2 hit/track, 10.7cm strip length, $50\mu\text{m}$ pitch, including a safety factor 5 and using in the denominator 7.5Mhz (the maximum BCO clock foreseen for FSSR2)

- This number would be already critical for the reconstruction, but meanwhile:
- Is FSSR2 readout fast enough for SuperB?

Occupancy studies

- FSSR2 chip was optimized for BTeV operation, their simulations showed:
 - With 2 interactions/bunch crossing (132 ns), BTeV FSSR2 worst case occupancy was above 2% (chips with highest occupancy)
 - Verilog Simulation performed for BTeV with 2 interactions/bunch crossing indicates: FSSR2 can handle 2% occupancy with efficiency > 99% even with a readout clock = BCO clock
 - with 6 interactions/bunch (~6% occupancy?) efficiency can be kept high enough (~ 98.5%) with a readout clock = 30 MHz (four time faster)

FSSR Efficiency Verilog Simulation (Jim Hoff – Fermilab May 2003)



Remarks

- Actually the FSSR2 Readout Clock can be operated even faster than 30MHz (up to 70MHz, lab tests OK), but this studies should be revisited for SuperB
 - We need FSSR2 simulations for SuperB
- Then in case of a FSSR redesign these two aspects should be kept in mind:
 - Is it possible to have a faster BCO and shorter shaping time to reduce the occupancy?
 - Negative signals should be optimized too (delay, noise, etc)

Conclusions for Layer 1

FSSR2 should be able to operate **at >98.5% efficiency** with ~6% occupancy, (still ok for layer 1 with safety factor 4)

- But we must **operate FSSR2 at its limits**: highest BCO clock (132ns), Readout clock at 70MHz and 6 lines, 65ns, BLR

These aspects must be kept in mind in case of **FSSR redesign**

Now we need:

- Ad hoc simulations to revise performances and possible improvements from redesign (**help from experts! is starting**)
- Other laboratory tests, that we plan to do in Trieste

Is FSSR2 signal-to-noise adequate?

**EXTERNAL LAYERS CONSTRAINTS:
LARGE C & R_s**

FSSR2 Readout of SVT Layer 5

- The SVT external layers at SuperB will be longer than in BaBar => higher C_{load} and higher R_S .
- To start with, we assume all other geometrical parameters of the detector to remain unchanged.
- Can the FSSR2 front-end chip (possibly with a modified analog section) provide adequate S/N performance?

FSSR2 Readout of SVT Layer 5

- The **worst-case** situation is the **phi-side** of **layer 5**:
 - Total strip length = ~ 37 cm (on a half-module)
 - If we assume, as measured on BaBar LY5, a total strip capacitance of ~ 1.5 pF/cm, we get: $C_{\text{load}} = \sim 55$ pF

- The published noise parameters of the FSSR2, at the longest shaping time of 125 ns, are:

$$\text{ENC} = 190 e^- + 21.5 e^-/\text{pF} * C_{\text{load}} \quad (\text{without BLR})$$


$$\text{ENC} = 220 e^- + 24 e^-/\text{pF} * C_{\text{load}} \quad (\text{with BLR})$$

- Then the expected noise contribution from the detector capacitance would be:

$$\text{ENC}(C_{\text{load}}) = \sim 1370 e^- \quad (\text{without BLR})$$

$$\sim 1540 e^- \quad (\text{with BLR})$$

FSSR2 Equivalent Noise Charge



The BLR improves the threshold dispersion (AC coupling), but increases noise

FSSR2 Readout of SVT Layer 5

- At such short shaping times (and high C), the noise contribution from **series resistance** could be even larger:
 - Assuming $R/L = 10$ ohm/cm for the metal strip (the value measured on BaBar LY5) the resistance of the metal strip turns out to be ~ 370 ohm
 - The resulting noise contribution is $ENC(R_S) = \sim 2300 e^-$ (!!)
- The remaining noise contributions are negligible:
 - $I_{leak} = 10$ nA $\Rightarrow ENC(I_{leak}) = \sim 120 e^-$
 - $R_{bias} = 4$ Mohm $\Rightarrow ENC(R_{bias}) = \sim 136 e^-$
- The **total noise** would be: $ENC_{tot} = \sim 2.7 ke^-$
 \Rightarrow for a m.i.p. we get **S/N ~ 8.5** (not enough!)


WARNING

- For the SLIM5 triplet and telescope detectors we obtained **noise values sensibly higher than predicted...**
 - => Lab tests planned in order to try and understand the reason for this discrepancy
- **Radiation damage** will greatly increase the leakage current and slightly degrade the amplifier performance.
 - => Assuming a fluency of 10^{11} 1MeV-equiv-neutrons/cm²/yr I_{leak} would increase by 60nA/yr and noise by 300 e⁻

Possible (?) ways out

- Redesign the analog front-end, increasing the shaping time
 - ⇒ how much would be acceptable from the standpoint of occupancy?
 - ⇒ Caution: longer tau
 - ⇒ higher parallel noise (but there is room for improvement)
 - ⇒ higher noise from leakage current
- Optimize the detector design for minimum capacitance, but:
 - significant improvement not likely
 - minimum C and minimum R_s are partially conflicting goals
 - low $C \Rightarrow$ small w/p ratio \Rightarrow low field regions between strips

Simulated electrostatic potential



Electrostatic potential in a (single sided) 300 μm thick detector, with 30 μm wide strips at 100 μm pitch. The region from the mid point of a strip to the mid point of the a neighboring one has been simulated. The detector (depleted at 37 V) is biased at 80 V. (A. Starodubtsev - INFN Trieste)

Possible (?) ways out (cont.)

- Optimize the detector design for minimum R_s , here the is room:
 - It is possible to gain two factors two on R_s (\Rightarrow factor two on noise) removing the floating strip and doubling the strip thickness
- A more complex option might then be to split the phi-side readout, placing the chips on the detector area
 - \Rightarrow e.g. using hybrids made with thin polyimide/aluminum multilayer circuits on a carbon fiber stiffening and cooling plate, as implemented in the ALICE silicon strip layers
 - \Rightarrow How much would be acceptable from the standpoint of material?
 - \Rightarrow Already done in the past and in the present by Alice

Conclusions for Layer 5

- A preliminary, rough estimate of the expected noise appears to preclude using the present version of the FSSR2 chip for the readout of the external SVT layers.
- More refined estimates of the detector parameters will be made, and the z-side (n-side) will also be considered.
- Geometry changes (strip pitch, width, thickness) can be explored with the help of simulations.
- An evaluation of the possible improvement coming from a redesign of the chip analog section is needed.

Conclusions

- The usage of the present version of the FSSR2 chip for the strip layers of the SuperB SVT has some critical aspects even with FSSR2 operated at its limits:
 - Not large safety margins on layer 1 for occupancy
 - Risk of having marginal S/N on layers 4 and 5

Some possible **ways outs** were discussed, now we must focus on:

- All the aspects that should be kept in mind in case of **redesign**
 - Analog Section (Shorter & Longer ST), Negative signals, etc
- Ad hoc **chip simulations** to revise performances and possible improvements from redesign
- What we can gain from **detector optimization** (Trieste)
- Further **laboratory tests**, that we plan to do in Trieste

Backup slides

Valerio RE Conclusions in Feb. 2008 Workshop

FSSR2 for SuperB: what is needed?

- The 128-channel chip FSSR2 is fully functional and meets demanding specifications in terms of noise and threshold dispersion
- FSSR2 will be used for the readout of strip detectors in a beam test of a tracking system demonstrator which will also include a MAPS-based pixel prototype
- **Tuning FSSR2 to SuperB Layer0:**
 - add a polarity selection feature for optimal performance on both detector sides
 - revise efficiency performance with SuperB physics simulation data
 - upgrade of high data rate handling may require a redesign of the analog section (faster signal shaping) as well as of digital blocks
 -
- **An upgraded version of FSSR2 might have to be redesigned in a 130nm CMOS technology.**

Output data from FSSR2


- A readout word consists of 24 bits. It can be either the status/sync word, or the data word.
- Data sent from the chip is not time ordered. The BCO number is used off line.
- The output data bit format changes when different numbers of output lines are used.

FSSR2 main source of inefficiency: Delays, latency and Dead Time

If I well understand, there are two sources:

- Analog delays (amplification chain). To improve, for high occupancy and short BCO periods, one can choose short shaping time 65ns and BLR.
- Digital logic. The elapsed time between the occurrences of an hit and the output of the data is the sum of latency time for BCO clock period completion, plus one BCO clock period, plus three readout clock periods. During this time one of the state machines is not available.

Silicon Strip Detector Model used in the BTeV simulations (J. Hoff)



Monte Carlo Data is ~~no training~~ information. It just answers the question: Was this strip hit this BCO?
 Models the combination of the pre-amp fall time and the discriminator firing delay


Occupancy studies in BTeV TDR (Sept. 2004)

“BTeV is designed to operate at a luminosity of $2 \cdot 10^{32} \text{cm}^{-2} \text{s}^{-1}$ with beam-crossing intervals of 132ns or 396ns”.

“Forward Silicon Tracker system has a segmentation of 100 μm to handle the high hit multiplicities that are expected when bb events are produced. Indeed, the peak occupancy value in the Forward Silicon Tracker as predicted by BTeV GEANT is only about 2.4%, for a bb event produced at the design luminosity of $2 \cdot 10^{32} \text{cm}^{-2} \text{s}^{-1}$, accompanied by an average of six minimum bias events at 396 ns bunch spacing.”

From Dinardo Thesis (Dec. 2005)

From Verilog simulations* with:
FSSR2 readout clock 70MHz
BCO period to 396ns (2.5 MHz)



* The input to the Verilog program is a file generated by the simulation framework of BTeV. The file is a list of channels that have been hit by a particle. Taking the chip with the highest occupancy and chip analog section considered just as a delay in the signal processing chain.

Other sources of inefficiency?

Big events?

Since the “End of Column” Logic handles 8 channels/strips (technically called “Pixel Cells”), and there are 4 sets of “Command State Machines” per Column, not clear for me how to handle more than 4 channels within one column.

Are the 8 channels within a column contiguous?

FSSR2 Bibliography

- J. Hoff Verilog studies

<http://www-btev.fnal.gov/cgi-bin/public/DocDB/ShowDocument?docid=1718>

- Silicon chapter in BTeV TDR

<http://www-btev.fnal.gov/DocDB/0037/003752/003/silicon-chapter.pdf>

- Dinardo PhD. Thesis

<http://lss.fnal.gov/archive/thesis/fermilab-thesis-2005-66.shtml>

- J. Hoff FPIX/FSSR2 Core architecture

<http://www-ppd.fnal.gov/EEDOffice-W/ASIC.../Conf-00-260-E.pdf>