

**SuperB IFR: outline of the IFR DAQ electronics:
estimates on bandwidth requirements**

Outline of readout electronics for the SuperB IFR detector : **TIMING mode readout**

SuperB-IFR numerology:

- Barrel: $N_{\text{Barrel}} = 3600$
- EndCaps: $N_{\text{EndCap}} = 2400 + 2400$
(quoting G. Cibinetto)

Assuming:

- readout in **TIMING** mode with $N_{\text{th}} (=2)$ thresholds:

both the high threshold (2.5 p.e. for instance) and the low threshold (1.5 p.e. for instance) crossing times are acquired by the F.E., the second threshold crossing validating the first for better noise rejection.

-> each scintillator is readout at both ends

-> total number of TDC channels: $N_{\text{TDC_ch}}$

$$N_{\text{TDC_ch}} = (N_{\text{Barrel}} + N_{\text{EndCap}}) * 2 * N_{\text{th}} = 33.600$$


$$N_{\text{TDC_board}} = N_{\text{TDC_ch}} / 64 = 525$$

Hopefully the tests on the prototype will show that it will be possible to keep:

$$N_{\text{th}} = 1$$

but in the meantime it is better to consider the worst option

!!! Multihit TDC ASICs currently available assume a reference clock of 40MHz meanwhile the latest document edited by D.Breton and U. Marconi assumes a 56.25MHz clock: it is an issue !!!



Outline of readout electronics for the SuperB IFR detector : **TIMING mode readout**

SuperB-IFR numerology:

"Physics" rate : **500kHz**/channel, in the hottest region, arising from:

- particle rate : $O(100\text{Hz}) / \text{cm}^2$ (including background)
- dimensions of a detector element : $< 400\text{cm} \times 4\text{cm}$ (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

"Dark count" rate : **for a 1mm^2 SiPM by FBK:**

(quoting R.Malaguti, L.Milano test results in Ferrara)

@ 0.5pe threshold

- @ 25°C , 34.4V: $\approx 360\text{kHz}$
- @ 5°C , 33.8V: $\approx 128\text{kHz}$

@ 2.5pe threshold

- @ 25°C , 35V: $\approx 20\text{kHz}$
- @ 5°C , 34V: $\approx 6.3\text{kHz}$

!!! The **"dark count"** rate scales with the sensor's area and we don't know yet which would be the final area of the sensor of choice (a 4mm^2 is also being considered)

!!! We need to have, on each processing channel, one comparator with a low threshold (0.5pe? 1.5pe? Only prototype test will tell) $\rightarrow$ it's TDC input will see the highest rate.

Let's consider a **"Hit"** rate of:

$$\text{Hit_rate} = \text{physics_rate} + \text{dark count_rate} \leq 1\text{MHz per TDC input} !!!$$

Proposal of readout electronics for the SuperB IFR detector : **TIMING mode readout**

SuperB-IFR numerology:

A "**Hit**" rate of 1MHz per channel is compatible with the input and output rate of the TDC_GPX or the CERN HPTDC

BUT:

if we **don't do** L1 trigger matching on board



if we **do** L1 trigger matching on board

NEXT PAGE →

Assuming that:

- "**Hits**" are packed into **FRAMES** collecting all hits recorded in a time-slice of, say, 6.4us
- Each **FRAME** contains:
 - Header = Board ID + Frame ID (allows to reconstruct ABSOLUTE timing for hit records) : 12 Byte
 - Channel ID + hit timing information RELATIVE to beginning of frame : 4 Byte per **Hit**
 - Trailer = WordCount + CRC : 4 Byte
- On each **TDC** half of the channels has a 1MHz input rate and half has a 500KHz input rate
→ we can expect, for a 64 channel TDC card, an **average** frame size of:

$$\langle \text{Frame size} \rangle = 12 + (6.4 \text{ hit} * 32 + 3.2 \text{ hit} * 32) * 4 + 4 \approx 12 + 320 * 4 + 4 \approx 1.3\text{kB}$$



Each 64 channel TDC card would produce a sustained stream of (on average) :

$$\langle \text{Bandwidth per 64ch TDC} \rangle = 1.3\text{kB} / 6.4\mu\text{s} \approx 200\text{MB/s}$$

→ it would need a 5Gbps link to the downstream buffers !!!

A.C.R. 2009-02-13

A.C.R. 2009-02-13

Proposal of readout electronics for the SuperB IFR detector : **TIMING mode readout**

SuperB-IFR numerology:

From previous slide

if we **do** L1 trigger matching on board

Assumptions on L1 trigger rate and window:

- L1 trigger at fixed latency with respect to the event (**our preferred option**): latency in the order of **10us**

- L1 trigger rate : **150KHz** (*)

- L1 trigger window : **1us** (*)

(*) (quoting "Electronics, trigger and DAQ for SuperB.", D. Breton, U.Marconi, Feb. 11 2009)

NOTE: if a fixed latency trigger is adopted it might be convenient to use the HPTDC ASICs which have internal trigger matching resources instead of the TDC-GPX which would require intense parallel processing to provide primary storage and perform trigger matching off-chip.

To roughly estimate the "trigger matched" output bandwidth from a 64 channel TDC card one could assume a reduction factor of: $(1/150\text{KHz}) / 1\mu\text{s} = 6.(6)$

Each 64 channel TDC card would produce a "TRIGGER MATCHED" sustained stream of (on average) :

$$\langle \text{Bandwidth per 64ch TDC} \rangle = 200\text{MB/s} / 6.(6) \approx 30\text{MB/s}$$

(it would be less if we could implement:

- D.Breton's scheme to handle the "overlap" of trigger requested data
- the BhaBha veto)

→ **a 1Gbps link to the downstream buffer would be adequate**

A.C.R. 2009-02-13

Proposal of readout electronics for the SuperB IFR detector : **BINARY mode readout**

SuperB-IFR numerology:


- Barrel: $N_{\text{Barrel}} = 3600$
- EndCaps: $N_{\text{EndCap}} = 2400 + 2400$
(quoting G. Cibinetto)

Assuming:

- the number of (thin) scintillators **doubles**
(for X-Y readout; it's a coarse estimate)
- readout in **BINARY** mode with **single threshold**:
- each scintillator is readout from $N_{\text{sides}} (=2)$ ends
→ total number of BiRO channels: $N_{\text{BiRO_ch}}$

$$N_{\text{BiRO_ch}} = (N_{\text{Barrel}} + N_{\text{EndCap}}) * 2 * N_{\text{sides}} = 33.600$$

$$N_{\text{BiRO_Board}} = N_{\text{BiRO_ch}} / 128 \approx 263$$



It is possible that construction / dead space constraints will result in :

$$N_{\text{sides}} = 1$$

at least for part of the scintillators but let's now consider the full number

Proposal of readout electronics for the SuperB IFR detector : **BINARY mode readout**

SuperB-IFR numerology:

"Physics" rate : **500kHz**/channel, in the hottest region, arising from:

- particle rate : $O(100\text{Hz}) / \text{cm}^2$ (including background)
- dimensions of a detector element : $< 400\text{cm} \times 4\text{cm}$ (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

"Dark count" rate : **for a 1mm^2 SiPM by FBK:**

(quoting R.Malaguti, L.Milano test results in Ferrara)

@ 0.5pe threshold


- @ 25°C , 34.4V: $\approx 360\text{kHz}$
- @ 5°C , 33.8V: $\approx 128\text{kHz}$

@ 2.5pe threshold

- @ 25°C , 35V: $\approx 20\text{kHz}$
- @ 5°C , 34V: $\approx 6.3\text{kHz}$

!!! The **"dark count"** rate scales with the sensor's area and we don't know yet which would be the final area of the sensor of choice (a 4mm^2 is also being considered)

!!! We need to have, on each processing channel, just one comparator with a 2.5pe threshold
→ The **dark count** rate @ 2.5pe threshold is just a fraction of the **physics** rate



Let's consider a **"Hit"** rate of:

$$\text{Hit_rate} = \text{physics_rate} + \text{dark count_rate} \approx 600\text{kHz per BiRO input}$$

Proposal of readout electronics for the SuperB IFR detector : **BINARY mode readout**

SuperB-IFR numerology:

A **Hit_rate** of 600kHz per channel will be processed by an FPGA which will sample the input pulses and provide temporary storage for the samples

LET's ASSUME:

- **20ns** minimum pulse width from the Front End discriminators → **dead time of 1.2% for a 600kHz rate**
- FPGA sampling clock of **56.25MHz**

if we **don't do** L1 trigger matching on board

SO:

if we **do** L1 trigger matching on board

NEXT PAGE

Assuming that:

- "**Hits**" are packed into **FRAMES** collecting, say, 256 samples of all 128 inputs corresponding to a time-slice of $\approx 4.55\mu s$
- Each **FRAME** contains:
 - Header = Board ID + Frame ID (allows to reconstruct ABSOLUTE timing for hit records) : 12 Byte
 - Channel ID + Sample ID for which the "**Hit**" was found : 2 Byte per **Hit**
(this implies that the FPGA performs **ZERO SUPPRESSION**: only address of active channels for each sample are recorded: to be tested)
 - Trailer = WordCount + CRC : 4 Byte
- We can expect, for a 128 channel BiRO Front End Card, an **average** frame size of:

$$\langle \text{Frame size} \rangle = 12 + \langle 2.73 \rangle \text{ hit} * 128 * 2 + 4 \approx 12 + 350 * 2 + 4 \approx 0.72\text{kB}$$

128 channel BiRO Front End Card would produce a sustained stream of (on average) :

$$\langle \text{Bandwidth per 128ch FE_BiRO} \rangle = 0.72\text{kB} / 4.55\mu s \approx 160\text{MB/s}$$

→ it would need a 2.5Gbps link to the downstream buffers !!!

Proposal of readout electronics for the SuperB IFR detector : **BINARY mode readout**

SuperB-IFR numerology:

From previous slide

if we **do** L1 trigger matching on board



Assumptions on L1 trigger rate and window:

- L1 trigger at fixed latency with respect to the event (**our preferred option**): latency in the order of **10us**
- L1 trigger rate : **150kHz** (*)
- L1 trigger window : **1us** (*)

(*) (quoting "Electronics, trigger and DAQ for SuperB.", D. Breton, U.Marconi, Feb. 11 2009)



To roughly estimate the "trigger matched" output bandwidth from a 128 channel FE_BiRO one could assume a reduction factor of: $(1/150\text{kHz}) / 1\mu\text{s} = 6.6$

Each 128 channel FE_BiRO card would produce a "TRIGGER MATCHED" sustained stream of (on average) :

$$\langle \text{Bandwidth per 128ch FE_BiRO} \rangle = 160\text{MB/s} / 6.6 \approx 24\text{MB/s}$$

(it would be less if we could implement:

- D.Breton's scheme to handle the "overlap" of trigger requested data
- the Bhabha veto)

→ **a 1Gbps link to the downstream buffer would be adequate**

A.C.R. 2009-02-13

Proposal of readout electronics for the SuperB IFR detector : **summarizing**

TIMING mode readout

number of TDC_board ≈ 525

Channel per board = 64

Bandwidth per board
raw trigger matched
200MB/s 30MB/s

BINARY mode readout

number of BiRO_Board ≈ 263

Channel per board = 128

Bandwidth per board
raw trigger matched
160MB/s 24MB/s

ensured that the on-board FPGA can performs the on-line Zero Suppression mentioned above, the binary mode readout FEE should be less expensive than the timing mode readout of a factor ≈ 4

but

- input deadtime $\approx 1.2\%$
- detector construction more complex and with more dead areas due to fiber routing