SuperB IFR: outline of the IFR DAQ electronics: estimates on bandwidth requirements



Outline of readout electronics for the SuperB IFR detector : TIMING mode readout

SuperB-IFR numerology:

- Barrel: N\_Barrel = 3600
- EndCaps: N\_EndCap = 2400 + 2400 ( quoting G. Cibinetto )

Assuming:

readout in TIMING mode with N\_th (=2)

#### thresholds:

both the high threshold (2.5 p.e. for instance) and the low threshold (1.5 p.e. for instance) crossing times are acquired by the F.E., the second threshold crossing validating the first for better noise rejection.

- -> each scintillator is readout at both ends
- -> total number of TDC channels: N\_TDC\_ch

N\_TDC\_ch = (N\_Barrel + N\_EndCap) \* 2 \* N\_th = 33.600

N\_TDC\_board = N\_TDC\_ch / 64 = 525

W.Sands., Princeton Univ., 2003

Hopefully the tests on the prototype will show that it will be possible to keep:  $N_{th} = 1$ 

but in the meantime it is better to consider the worst option

III Multihit TDC ASICs currently available assume a reference clock of 40MHz meanwhile the latest document edited by D.Breton and U. Marconi assumes a 56.25MHz clock: it is an issue III



Outline of readout electronics for the SuperB IFR detector : TIMING mode readout

SuperB-IFR numerology:

"Physics" rate : 500kHz/channel, in the hottest region, arising from:

- particle rate :  $O(100 \text{Hz}) / \text{cm}^2$  (including background)
- dimensions of a detector element : < 400cm × 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

# "Dark count" rate : for a 1mm<sup>2</sup> SiPM by FBK:

(quoting R.Malaguti, L.Milano test results in Ferrara)

@ 0.5pe threshold

- @ 25°C, 34.4V: ≈ 360kHz
- @ 5°C, 33.8V: ≈ 128kHz

#### @ 2.5pe threshold

- @ 25°C, 35V: ≈ 20kHz
- @ 5°C, 34V: ≈ 6.3kHz

In the "dark count" rate scales with the sensor's area and we don't know yet which would be the final area of the sensor of choice ( a 4mm<sup>2</sup> is also being considered )

III We need to have, on each processing channel, one comparator with a low threshold (0.5pe? 1.5pe? Only prototype test will tell)  $\rightarrow$  it's TDC input will see the highest rate.

## Let's consider a "Hit" rate of:

Hit\_rate = physics\_rate + dark count\_rate ≤ 1MHz per TDC input !!!



SuperB-IFR numerology:



SuperB-IFR numerology:

From previous slide

if we do L1 trigger matching on board

Assumptions on L1 trigger rate and window:

• L1 trigger at fixed latency with respect to the event (our preferred option): latency in the order of 10us

• L1 trigger rate : 150KHz (\*)

• L1 trigger window : 1us (\*)

(\*) (quoting "Electronics, trigger and DAQ for SuperB.", D. Breton, U.Marconi, Feb. 11 2009)

NOTE: if a fixed latency trigger is adopted it might be convenient to use the HPTDC ASICs which have internal trigger matching resources instead of the TDC-GPX which would require intense parallel processing to provide primary storage and perform trigger matching off-chip.







SuperB-IFR numerology:

"Physics" rate : 500kHz/channel, in the hottest region, arising from:

- particle rate :  $O(100 \text{Hz}) / \text{cm}^2$  (including background)
- dimensions of a detector element : < 400cm × 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

## "Dark count" rate : for a 1mm<sup>2</sup> SiPM by FBK:

(quoting R.Malaguti, L.Milano test results in Ferrara)

@ 0.5pe threshold

- @ 25°C, 34.4V: ≈ 360kHz
- @ 5°C, 33.8V: ≈ 128kHz

#### @ 2.5pe threshold

- @ 25°C, 35V: ≈ 20kHz
- @ 5°C, 34V: ≈ 6.3kHz

In the "dark count" rate scales with the sensor's area and we don't know yet which would be the final area of the sensor of choice ( a 4mm<sup>2</sup> is also being considered )

III We need to have, on each processing channel, just one comparator with a 2.5pe threshold

 $\rightarrow$  The dark count rate @ 2.5pe threshold is just a fraction of the physics rate

### Let's consider a "Hit" rate of:

Hit\_rate = physics\_rate + dark count\_rate ≈ 600kHz per BiRO input



SuperB-IFR numerology:

A Hit\_rate of 600kHz per channel will be processed by an FPGA which will sample the input pulses and provide temporary storage for the samples

A.C.R. 2009-02-13

#### LET'S ASSUME:

- 20ns minimum pulse width from the Front End discriminators  $\rightarrow$  dead time of 1.2% for a 600kHz rate
- FPGA sampling clock of 56.25MHz



SuperB-IFR numerology:

From previous slide

if we do L1 trigger matching on board

Assumptions on L1 trigger rate and window:

• L1 trigger at fixed latency with respect to the event (our preferred option): latency in the order of 10us

• L1 trigger rate : 150kHz (\*)

• L1 trigger window : 1us

(\*) (quoting "Electronics, trigger and DAQ for SuperB.", D. Breton, U.Marconi, Feb. 11 2009)

(\*)

To roughly estimate the "trigger matched" output bandwidth from a 128 channel FE\_BiRO one could assume a reduction factor of: (1/150KHz) / 1us = 6.(6) Each 128 channel FE\_BiRO card would produce a "TRIGGER MATCHED" sustained stream of (on average): (andwidth per 128ch FE\_Biro> = 160MB/s / 6.(6) ≈ 24MB/s (it would be less if we could implement: • D.Breton's scheme to handle the "overlap" of trigger requested data • the BhaBha veto) • a 1Gbps link to the downstream buffer would be adequate • SuperB General Meeting-Perugia Jun 16-20, 2009 A.Cotta Ramusino, INFN Ferrara 9 Proposal of readout electronics for the SuperB IFR detector : summarizing

TIMING mode readout

number of TDC\_board ≈ 525

Channel per board = 64

Bandwidth per board raw trigger matched 200MB/s 30MB/s BINARY mode readout

number of BiRO\_Board ≈ 263

Channel per board = 128

Bandwidth per board raw trigger matched 160MB/s 24MB/s

ensured that the on-board FPGA can performs the on-line Zero Suppression mentioned above, the binary mode readout FEE should be less expensive than the timing mode readout of a factor  $\approx 4$ 

but

input deadtime ≈ 1.2%

• detector construction more complex and with more dead areas due to fiber routing

