


SuperB IFR: outline of the IFR prototype electronics

## Summary

- Outline of readout electronics for the SuperB IFR prototype
- Status


## Outline of readout electronics for the SuperB IFR prototype



### SuperB-IFR prototype readout electronics (baseline):

- "IFR\_ABC": sensor amplification, bias-conditioning, discrimination
- "LST-FE": front end card used in BaBar IFR equipped with PECL receiver daughter cards. It samples status of inputs @ 80MHz and stores it, pending the trigger request
- "IFR\_FE\_BiRO": collects data from LST-FE cards upon trigger request and sends it to DAQ PC (via GbE)
- "IFR\_FE\_TDC": a multi-hit TDC design based on commercially available TDC chips with trigger interface and GbE output link to the DAQ PC
- "IFR\_TLU": a module (Trigger Logic Unit) to generate a fixed latency trigger based on primitives from the IFR prototype itself or from external sources

## Outline of readout electronics for the SuperB IFR prototype



Outline of the "IFR\_ABC" card  
(Amplifier, Bias, Comparator)

### "IFR\_ABC" card features:

- ampli: two stage w/discrete components: either 2xTHS4303 (2.6\$ea) or BGA2748(0.42\$ea) + BGA2716(0.33\$ea)
- discri: ADCMP562BRQ (dual, 2.7\$ea)


For the SuperB IFR prototype it is foreseen to use two comparators at different thresholds (2.5 pe and 1.5 pe for instance) for each sensor

- DAC: MAX5592 (10bit, octal, 5.24\$ea)
- CPLD: ALTERA EPM1270GT144C5N (22\$ea)
- signal connector compatible with BaBar IFR signal cables (re-usable): KEL 8831E-034-170LD (3€ea for the PCB-mount+ 6.5€ea for the cable mount)

Total "IFR\_ABC" needed for prototype readout :

- 2 for X view of each of 5 BiRO planes (readout at both end of scintillator) +
  - 2 for Y view of each of 5 BiRO planes (readout at both end of scintillator) +
  - 2 for each of 3 planes read with TDCs
- TOTAL "IFR\_ABC" cards: 26**

## Outline of readout electronics for the SuperB IFR prototype



### “LST\_FE” card features:

- designed for the LST based IFR at BaBar. It sampled and stored the 64 inputs (divided among 4 daughter cards with 16 inputs each) for the BaBar trigger latency.

The LST\_FE already provides 4 Fast-OR output signals, one per daughter card, which can be used for stand-alone triggering of the SuperB-IFR prototype (one daughter card = one side of one plane of thin scintillators)


- to be used for the SuperB IFR prototype readout it needs replacement of present daughter cards with new daughter cards “LST\_FE\_pECL\_Rx” which would:

a) translate the PECL differential inputs into TTL using, for instance, MC100LVELT23D dual PECL/LVTTL translators (2.3 €ea)

b) provide signal connectors compatible with BaBar IFR signal cables: KEL 8831E-034-170LD (3€ea for the PCB-mount+ 6.5€ea for the cable mount)

Total “LST\_FE” needed for prototype readout in binary mode: 5 (one per BiRO plane)

## Outline of readout electronics for the SuperB IFR prototype



### "IFR\_FE\_BiRO" card features:

- motherboard: it is based on an ALTERA development board for the Cyclone III FPGA (DK-DEV-3C120N, cost 1000 €). The Cyclone III FPGA on board has enough memory resources to buffer the data collected from the LST\_FE boards. **Data requested by a trigger is sent over the GbE link featured by the development board.**

- daughter card ("IFR\_FE\_BiRO\_DC"): it provides mostly level translators and connections to:


- the LST\_FE crate backplane
- the Trigger Logic Unit
- the motherboard through the HSMC connectors ( SAMTEC ASP-122952-01 )

Total "IFR\_FE\_BiRO\_DC" needed for the prototype readout: 2 (one for the "IFR\_FE\_BiRO", one for the "IFR\_TLU")

The LST\_FE and the IFR\_FE\_BiRO cards are hosted in one of the LST\_FE crates recovered from BaBar (designed by INFN Genova for the LST-based IFR readout).

The LST\_FE crate has just arrived in Ferrara

## Outline of readout electronics for the SuperB IFR prototype



### "IFR\_FE\_TDC" card features:

- motherboard: it is based on an ALTERA development board for the Cyclone III FPGA (DK-DEV-3C120N, cost 1000 €). The Cyclone III FPGA on board continuously collects data from the "IFR\_FE\_TDC\_DC" daughter card and stores it in a circular buffer pending a trigger request. **Data requested by a trigger is sent over the on-board GbE link.**


- daughter card ("IFR\_FE\_TDC\_DC"): it features commercially available TDCs (8 x ACAM TDC-GPX as a baseline) to handle at least 64 channels per board. An on-board FPGA configures the TDC chips, provides the primary buffers into which data is stored pending the trigger request and performs transfer of "trigger matched data" through a FIFO-buffered output port towards the motherboard.

Total "IFR\_FE\_TDC" needed for prototype readout : 4 (assuming timing measurement with double threshold)

**The "IFR\_FE\_TDC" is not strictly necessary for the prototype readout; it is R&D toward the Front End Electronics to be included in the TDR; in the end the final "IFR\_FE\_TDC" will be built on a single board. A back-up solution foresees the use of a CAEN V1290A VME TDC**

Outline of the "IFR\_FE\_TDC" card

## Outline of readout electronics for the SuperB IFR prototype




### "IFR\_TLU" card features:

- it is simply the "IFR\_FE\_BIRO\_DC" (plugged in a specific location of the LST\_FE backplane) in which the section based on the ALTERA MAX-II CPLD is activated.

The CPLD performs programmable (via USB 1.0) combinatorial functions on the "Fast-OR" signals coming from the "LST\_FE" cards to generate the trigger requests to the DAQ.

the "IFR\_TLU" provides level translators and connections to:


- the LST\_FE crate backplane
- the Trigger Logic Unit I/o port (which includes an Open Collector "Busy" Line driven by the FE cards)
- additional inputs for external trigger sources



Layout of the BaBar LST crate


# Outline of readout electronics for the SuperB IFR prototype

**"IFR\_ABC" card "core" built for radiation damage tests at FNG facility:**  
**"MMIC-Type": based on the MMIC amplifiers BGA2748/BGA2716**



amplifier

Dual comparator w/ digital pulse shaping




Originator(s):	R. Malagu, A. Cotta Ramusino	INFN Ferrara
Title:	THS Based Front-End for radiation damage test	
Size:	Document Number	Rev
B	ABC_MMIC_FE_Rad_Dam	0.1
Date:	Monday, April 20, 2009	Sheet 1 of 1



# Outline of readout electronics for the SuperB IFR prototype




**"IFR\_ABC" card "core" built for radiation damage tests at FNG facility.**  
**"THS-type": based on the 10x gain op-amp THS4303**



Originator(s):	R. Malaguoli, A. Cotta Ramusino	INFN Ferrara
Title	THS Based Front-End for radiation damage test	
Size	Document Number	Rev
B	ABC_THS_FE_Rad_Dam	0.1
Date:	Monday, April 20, 2009	Sheet 1 of 1

# Outline of readout electronics for the SuperB IFR prototype

## "IFR\_ABC" card "core" waveforms:




### "THS-type" waveform

C1: output of ampli stage (attenuated by a factor 2)  
C4: differential output of one discriminator/shaper with a threshold of -40mV

### "MMIC-type" waveform



C1: output of ampli stage with (attenuated by a factor 2)  
C4: differential output of one discriminator/shaper with a threshold of -150mV



# Outline of readout electronics for the SuperB IFR prototype






**"IFR\_ABC controller card"** (R.Malaguti): it features, among other things, the circuitry to individually tune the bias voltage to the sensors




# Outline of readout electronics for the SuperB IFR prototype



**"IFR\_ABC connection to sensors"** (R.Malaguti): for the sensor irradiation test at the FNG facility triax cables was used:



R.Malaguti has found in literature and suggested a different sensor polarization scheme which would allow us to use a cheaper and smaller coax cable to collect the signal from the sensor (plus a coax cable to carry the bias voltage to it):



the performance of such a scheme is under evaluation

### Current baseline development status:

- Core elements of the "IFR\_ABC" cards have been built and have been used in the studies of aging under irradiation of the SiPM and the MMPC sensors → no radiation damage observed on the "IFR\_ABC" card returned from the test at the FNG
- A preliminary design of the FPGA in the IFR\_BiRO is being developed, starting from a standard NIOS-II ALTERA design and adding to it the IFR\_BiRO specific modules coded in VHDL.  
The NIOS-II soft processor of the standard desing runs a simple Telnet server application under a micro OS with a total footprint of 360kB. The NIOS-II code runs in an external RAM for which a DDR2 interface is also provided.
- A fully equipped LST\_FE crate provided by INFN\_Genova is now in Ferrara and development of the BiRO modules can start.