Front-End Analog Cell Optimization for Hybrid Pixel Sensors

<u>G. Traversia</u>, L. Gaioni^b, A. Manazza^b, M. Manghisoni^a, L. Ratti^b,

V. Re^a, V. Speziali^b



^aUniversità degli Studi di Bergamo and INFN Pavia ^bUniversità degli Studi di Pavia and INFN Pavia

SuperB General Meeting IX

Perugia, June 16-20, 2009 - Hotel Gio'









Introduction: LayerO activities

>Need a new SVT (very similar to that of the 5 layer BaBar SVT) supplemented by a new layer 0 to measure the first hit as close as possible to the production vertex. Goal is coverage to 300mrad both forward and backward.

>Striplets: thin double sided silicon sensor with short strips. Mature technology, not so robust against background.

>CMOS MAPS: very promising technology, sensor & readout in 50um thick chip. Extensive R&D (SLIM5-Collaboration) on Deep N-Well devices 50x50um² with fast readout architecture.

>DNW MAPS in a planar (2D) 130nm CMOS technology provided by STMicroelectronics. Apsel4D: successfully tested on a test beam Sept. 2008 @CERN. New version with improved sensor and FE performance (Apsel5T) fabricated and now under test.

>DNW MAPS in a vertically integrated (3D) 130nm CMOS technology provided by Chartered/ Tezzaron semiconductor. First prototype with APSEL structures submitted in May (V. Re's talk).

>Hybrid Pixel: it could become the baseline LayerO option for the TDR in case MAPS are not considered mature enough by that time. Need to demonstrate by 2010 that reduction in the front-end pitch to 50x50um² and in the total material budget is possible to meet LayerO requirements. Front-end pitch reduced to 50x50um² in a first prototype chip submitted in Sept. 2009 and test beam in Sept. 2010. We plan to use pixel detectors (high resistivity) fabricated by FBK-IRST and interconnected with FE chip by IZM.



Deep N-Well CMOS MAPS



- In triple-well CMOS processes a deep N-well is used to shield Nchannel devices from substrate noise in mixed-signal circuits
- DNW MAPS is based on the same working principle as standard MAPS

- Classical optimum signal processing chain for capacitive detector can be implemented at pixel level
- The collecting electrode (DNW) can be exploited to obtain higher single pixel collected charge
- ➤ A charge preamplifier is used for Q-V conversion → gain decoupled from electrode capacitance
- ▷ DNW may house NMOS transistors and using a large detector area, PMOS devices may be included in the front-end design → charge collection efficiency depends on the ratio between the DNW area and the area of all the N-wells (deep and standard)



Status of Deep N-Well MAPS

Sensors with different sparsified readout architectures and pixel pitches were developed for SuperB (large background, equivalent to a continuous beam operation) and for ILC (intertrain readout) in INFN programs.

The first generation of Deep N-Well CMOS MAPS with in-pixel sparsification and time stamping was successfully tested.





50x50 um pitch

Apsel5T: sensor layout

Scaling to larger matrix size (128x128 or 320x80) dictates to remove the shaper stage to make room for additional macropixel private lines

- > Shaper less front-end makes it possible to reduce the pixel pitch (from 50x50um² to 40x40um²)
- > Optimized cell with <u>satellite N-wells</u> surrounding PMOS competitive N-wells in APSEL5T \Rightarrow Efficiency ~ 99% (from TCAD simulations)
- > Beam test results of APSEL4D show a ~90% efficiency, which agrees very well with TCAD simulations
- > Metal shielding between analog and digital voltages was improved and made compatible with a large matrix







Front-end analog cell for hybrid pixel sensors

> Three different readout channel architectures have been studied





Analog cell for hybrid pixel sensors: specifications & constraints

- > Analog current \approx 1uA/pixel => minimize AVDD drop (P_{TOT} dominated by digital power \approx 1W/cm² @160MHz clock)
- ➢ Pixel capacitance ≈ 100fF
- ➤ I_{leak} ≈ 200fA

> Shaping time \approx 100ns (return to baseline < 3us => minimize dead time during which the cell is blind)

- ➤ Charge/pixel (MPV) ≈ 16000-4000 e-/pixel
- > S/N ≈ 25 for minimal charge (S=4000e- => ENC≈160e-)
- Analog channel + in-pixel digital-logic + structures for testing FE chip w/o sensors in 50x50um²
- STM 130nm CMOS technology
- > 6+1 metal layers
- > No MIM CAPs allowed







AVDD/

RC-CR shaper with 100ns peaking time



No room for threshold fine tuning circuits (DAC)

Shaper with current mirror feedback



- > NMOS with DNW for C1 and C2
- > NMOS current mirror structure continuously resetting the shaper feedback capacitor C_2 .

> The recovery time increases linearly with the signal amplitude (this filtering technique lends itself to amplitude-to-time conversion).



Shaper-less front-end



- ENC = 150e- @ $C_{\rm D}$ =100fF (high frequency noise contribution has been reduced \geq limiting the PA bandwidth)
- Threshold dispersion \approx 190e- \triangleright
- The recovery time increases linearly with the signal amplitude
- Preliminary More room is available for test structures (Cinj, kill mask, internal pulser, ...)



Conclusions and future plans

In R&D activity for the LayerO of SuperB three different approaches are being followed

> Latest version of Apsel family chip (Apsel5T) has been fabricated in a planar 130nm DNW CMOS technology (STMicroelectronics) and test are in progress

First prototype of an Apsel-like chip has been submitted for fabrication in a 130nm vertically integrated (3D) CMOS technology

> We are investigating the possibility to design a fine pixel pitch (50x50um2) analog front-end for hybrid pixel detector

Three different readout channel architectures have been studied

